@@ -27,31 +27,29 @@ static const unsigned short int pll_config_10x[32] = {
27
27
28
28
static void program_data (const unsigned short * data )
29
29
{
30
- int i ;
31
-
32
30
/*
33
31
* Some bits of words 4 and 5 appear to depend on PLL location,
34
32
* so we start at word 6.
35
33
* PLLs also seem to dislike any write to the last words.
36
34
*/
37
35
#ifdef CSR_HDMI_OUT0_BASE
38
- for (i = 6 ;i < 32 - 5 ;i ++ ) {
36
+ for (int i = 6 ;i < 32 - 5 ;i ++ ) {
39
37
hdmi_out0_driver_clocking_pll_adr_write (i );
40
38
hdmi_out0_driver_clocking_pll_dat_w_write (data [i ]);
41
39
hdmi_out0_driver_clocking_pll_write_write (1 );
42
40
while (!hdmi_out0_driver_clocking_pll_drdy_read ());
43
41
}
44
42
#endif
45
43
#ifdef CSR_HDMI_IN0_BASE
46
- for (i = 6 ;i < 32 - 5 ;i ++ ) {
44
+ for (int i = 6 ;i < 32 - 5 ;i ++ ) {
47
45
hdmi_in0_clocking_pll_adr_write (i );
48
46
hdmi_in0_clocking_pll_dat_w_write (data [i ]);
49
47
hdmi_in0_clocking_pll_write_write (1 );
50
48
while (!hdmi_in0_clocking_pll_drdy_read ());
51
49
}
52
50
#endif
53
51
#ifdef CSR_HDMI_IN1_BASE
54
- for (i = 6 ;i < 32 - 5 ;i ++ ) {
52
+ for (int i = 6 ;i < 32 - 5 ;i ++ ) {
55
53
hdmi_in1_clocking_pll_adr_write (i );
56
54
hdmi_in1_clocking_pll_dat_w_write (data [i ]);
57
55
hdmi_in1_clocking_pll_write_write (1 );
@@ -84,11 +82,9 @@ void pll_config_for_clock(int freq)
84
82
85
83
void pll_dump (void )
86
84
{
87
- int i ;
88
-
89
85
#ifdef CSR_HDMI_OUT0_BASE
90
86
printf ("framebuffer PLL:\n" );
91
- for (i = 0 ;i < 32 ;i ++ ) {
87
+ for (int i = 0 ;i < 32 ;i ++ ) {
92
88
hdmi_out0_driver_clocking_pll_adr_write (i );
93
89
hdmi_out0_driver_clocking_pll_read_write (1 );
94
90
while (!hdmi_out0_driver_clocking_pll_drdy_read ());
@@ -98,7 +94,7 @@ void pll_dump(void)
98
94
#endif
99
95
#ifdef CSR_HDMI_IN0_BASE
100
96
printf ("dvisampler0 PLL:\n" );
101
- for (i = 0 ;i < 32 ;i ++ ) {
97
+ for (int i = 0 ;i < 32 ;i ++ ) {
102
98
hdmi_in0_clocking_pll_adr_write (i );
103
99
hdmi_in0_clocking_pll_read_write (1 );
104
100
while (!hdmi_in0_clocking_pll_drdy_read ());
@@ -108,7 +104,7 @@ void pll_dump(void)
108
104
#endif
109
105
#ifdef CSR_HDMI_IN1_BASE
110
106
printf ("dvisampler1 PLL:\n" );
111
- for (i = 0 ;i < 32 ;i ++ ) {
107
+ for (int i = 0 ;i < 32 ;i ++ ) {
112
108
hdmi_in1_clocking_pll_adr_write (i );
113
109
hdmi_in1_clocking_pll_read_write (1 );
114
110
while (!hdmi_in1_clocking_pll_drdy_read ());
0 commit comments