Skip to content
Permalink

Comparing changes

Choose two branches to see what’s changed or to start a new pull request. If you need to, you can also or learn more about diff comparisons.

Open a pull request

Create a new pull request by comparing changes across two branches. If you need to, you can also . Learn more about diff comparisons here.
base repository: m-labs/artiq
Failed to load repositories. Confirm that selected base ref is valid, then try again.
Loading
base: 349ccfb6332f
Choose a base ref
...
head repository: m-labs/artiq
Failed to load repositories. Confirm that selected head ref is valid, then try again.
Loading
compare: 321ba57e84dd
Choose a head ref
  • 2 commits
  • 2 files changed
  • 1 contributor

Commits on Apr 13, 2016

  1. typo

    sbourdeauducq committed Apr 13, 2016
    Copy the full SHA
    582efe5 View commit details
  2. Copy the full SHA
    321ba57 View commit details
Showing with 3 additions and 1 deletion.
  1. +1 −1 doc/manual/faq.rst
  2. +2 −0 doc/manual/installing.rst
2 changes: 1 addition & 1 deletion doc/manual/faq.rst
Original file line number Diff line number Diff line change
@@ -99,7 +99,7 @@ The core device tests require the following TTL devices and connections:

* ``ttl_out``: any output-only TTL.
* ``ttl_out_serdes``: any output-only TTL that uses a SERDES (i.e. has a fine timestamp). Can be aliased to ``ttl_out``.
* ``loop_out``: : any output-only TTL. Must be physically connected to ``loop_in``. Can be aliased to ``ttl_out``.
* ``loop_out``: any output-only TTL. Must be physically connected to ``loop_in``. Can be aliased to ``ttl_out``.
* ``loop_in``: any input-capable TTL. Must be physically connected to ``loop_out``.
* ``loop_clock_out``: a clock generator TTL. Must be physically connected to ``loop_clock_in``.
* ``loop_clock_in``: any input-capable TTL. Must be physically connected to ``loop_clock_out``.
2 changes: 2 additions & 0 deletions doc/manual/installing.rst
Original file line number Diff line number Diff line change
@@ -265,6 +265,8 @@ These steps are required to generate gateware bitstream (``.bit``) files, build

$ python3.5 -m artiq.gateware.targets.kc705 -H qc1 # or qc2

.. note:: Add ``--toolchain vivado`` if you wish to use Vivado instead of ISE.

* Then, gather the binaries and flash them: ::

$ mkdir binaries