Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Use same method for finding setup dir in get-env-root.sh as get-env.sh #73

Merged
merged 1 commit into from Sep 24, 2015

Conversation

mithro
Copy link
Member

@mithro mithro commented Sep 23, 2015

No description provided.

@mithro
Copy link
Member Author

mithro commented Sep 23, 2015

FYI - @CarlFK

@landscape-bot
Copy link

Code Health
Code quality remained the same when pulling a7a0675 on timvideos:mithro.get-env-root-fix into df8c617 on timvideos:master.

mithro added a commit that referenced this pull request Sep 24, 2015
Use same method for finding setup dir in get-env-root.sh as get-env.sh
@mithro mithro merged commit 94933a6 into master Sep 24, 2015
@mithro mithro deleted the mithro.get-env-root-fix branch September 24, 2015 11:19
@mithro mithro mentioned this pull request Feb 13, 2019
mithro added a commit that referenced this pull request Feb 14, 2019
 * litedram changed from 906edf1 to d89b171
    * d89b171 - modules/mt40a1g8: use _L (long) timings <Florent Kermarrec>
    * 2d4fdd1 - litedram/sdram_init/ddr4: disable data mask (not required) <Florent Kermarrec>
    *   0b49cbb - Merge pull request #74 from softerhardware/master <enjoy-digital>
    |\
    | * d65377f - Update to MT40A1G8 that Phillip was successful with <Steve Haynal - VSD Engineering>
    * | f207454 - sdram_init/ddr4: set data mask enable bit <Florent Kermarrec>
    * |   6d09a47 - Merge pull request #73 from softerhardware/master <enjoy-digital>
    |\ \
    | |/
    | * 8e6ad4c - Additional DDR3 and DDR4 SDRAMModules <Steve Haynal - VSD Engineering>
    * | 92df55f - travis: change tests order, comment test_examples for now (need to install the CPU toolchain to travis) <Florent Kermarrec>
    |/
    * 2d4b5ba - core/crossbar: cosmetic <Florent Kermarrec>
    * 429d3a8 - test/common: set rdata_valid_rand_level default value to 0 <Florent Kermarrec>
    * 9ddb3e2 - travis: set python version to 3.6 <Florent Kermarrec>
    *   cc38804 - Merge pull request #72 from EwoutH/master <enjoy-digital>
    |\
    | * 8e01cba - Add Travis CI (#1) <Ewout ter Hoeven>
    |/
    * 031746a - frontend/bist: fix for data_width < 31 (16 bits SDRAMs) <Florent Kermarrec>
    * b4c552a - core/multiplexer: fix command steering for nphases=1 (SDRAM), thanks jfng <Florent Kermarrec>
    * 224a423 - common: allow setting electrical settings with DDR4 <Florent Kermarrec>
    * fc3a192 - phy/gensdrphy: make CAS latency configurable <Florent Kermarrec>
    * b4ee95c - sdram_init: generate ddrx_mr1 only if mr1 is not None <Florent Kermarrec>
    * 2483d25 - test/test_ecc: update <Florent Kermarrec>
    * 6757a14 - frontend/ecc: add error injection capability <Florent Kermarrec>
    * 7eee80d - frontend/ecc: add description, rename dec signal to ded <Florent Kermarrec>
    * 14c6062 - core/crossbar: remove "ROW_COL_BANK" address_mapping (need to be simulated) <Florent Kermarrec>
    * 180b3d2 - modules: adjust MT48LC16M16 timings <Florent Kermarrec>

 * liteeth changed from d7fdcbb to 77fa4bf
    * 77fa4bf - phy: add Kintex7 1000BaseX PHY <Florent Kermarrec>
    * c2d8a46 - phy: add Kintex Ultrascale PHY (copyright M-Labs Ltd) <Florent Kermarrec>

 * litepcie changed from b29c3a0 to 3804c49
    * 3804c49 - frontend/dma: use max_request_size constant for DMAReader <Florent Kermarrec>
    * 3c4eb61 - core/msi: don't wait retransmit timer when irq vector changes <Florent Kermarrec>
    * 4196708 - core/tlp: expose tags/tlp_req/tlp_cmp <Florent Kermarrec>
    * 324ab72 - examples/targets: update crg with new phy (can't use pcie rst) <Florent Kermarrec>
    * 14acea3 - software/linux/kernel/main: fix compilation on 4.11.0 and > kernels (thanks nanortemis) <Florent Kermarrec>
    * b304a7a - software/linux/user: update dump_version <Florent Kermarrec>

 * litescope changed from 1634fa3 to c1d8bdf
    * c1d8bdf - core: fix Trigger flush when disabled <Florent Kermarrec>

 * litevideo changed from 0993a4e to 98e145f
    * 98e145f - Merge pull request #22 from rohitk-singh/regression-fix <enjoy-digital>
    * 411669b - input/clocking/S7Clocking: fix clock-domains when split_clocking=False <Rohit Singh>
    * 17ebc03 - output/hdmi: fix incorrect clock domain in S7HDMIOutEncoderSerializer <Rohit Singh>
    * 1e51823 - driver/hdmi: fix sink connection <Rohit Singh>

 * litex changed from v0.1-679-ga7378a72 to v0.1-710-gaf52842f
    * af52842f - soc_sdram: add use_full_memory_we parameter to allow disabling vivado workaround on small l2 caches <Florent Kermarrec>
    * 32543430 - build/lattice/common/LatticeECXTrellisImpl: add support for nbits == 1 <Florent Kermarrec>
    * aabf042d - soc_sdram: don't generate sdram initialization error message when integrated_main_ram is used <Florent Kermarrec>
    * f51ad436 - build/lattice/common: add LatticeiCE40DDROutput <Florent Kermarrec>
    * 22ccf9dd - platforms/nexys_video: add LPC transceivers pins <Florent Kermarrec>
    * 1d9c5588 - build/sim: add jtagremote module (thanks LamdaConcept) <Florent Kermarrec>
    * 57b8bdd5 - soc/integration/soc_core: allow disabling wishbone timeout <Florent Kermarrec>
    * 05dcb5ca - soc/interconnect/wishbone: increase bus error timeout to 1e6 cycles <Florent Kermarrec>
    * 02708d3b - boards/platform/kc705: add sfp pins (both tx and rx) <Florent Kermarrec>
    * 8344a6a4 - soc/cores/clock: add USIDELAYCTRL <Florent Kermarrec>
    * 7e0dd376 - soc/integration/soc_sdram: round port.data_width/l2_size to nearest power of 2 when it's not the case <Florent Kermarrec>
    * 871b958f - boards/targets: improve presentation <Florent Kermarrec>
    * a318343a - boards/platforms/kcu105: add si570_refclk <Florent Kermarrec>
    * 48312890 - boards/platforms/kc705: use vivado as default programmer <Florent Kermarrec>
    * 1b23890e - soc/cores/clock: allow ClockSignal to be used for clkin <Florent Kermarrec>
    * 387ee041 - build/sim/core: fix coverage <Florent Kermarrec>
    * 482abf9b - build/sim/core: set -Wno-BLKANDNBLK (prevent blocking/non-blocking assigns on a same structure in system verilog) <Florent Kermarrec>
    * 9c5f6547 - build/sim/core: set unroll-count to 256 to prevent Error-BLKLOOPINIT <Florent Kermarrec>
    * f132012d - build/sim: disable Warning-WIDTH <Florent Kermarrec>
    * 7c67bac7 - soc/cores/cpu/vexriscv: set default variant to None in add_sources <Florent Kermarrec>
    * 648015d7 - soc/cores/cpu/vexriscv: move verilog variant selection to add_sources <Florent Kermarrec>
    * 2b5a6f10 - targets/kcu105: use USMMCM <Florent Kermarrec>
    * 86e19e62 - targets: pass speedgrade to S7PLL/S7MMCM <Florent Kermarrec>
    * 2581a003 - soc/cores/clock: add Xilinx Ultrascale PLL/MMCM <Florent Kermarrec>
    * 68e1dfca - boards: avoid duplicating platforms that can be found in migen/litex-buildenv <Florent Kermarrec>
    * 041bf412 - soc/integration/cpu_interface: generate name for Memories in get_csr_header <Florent Kermarrec>
    * 9f5d0cef - utils/litex_server: allow specify uart_baudrate as float <Florent Kermarrec>
    * 2c43f6f7 - targets/ulx3s: use pll for phase shift, enable refresh, memtest ok <Florent Kermarrec>
    * 5ef4d09c - targets/versa_ecp5: use pll for phase shift, enable refresh, memtest ok <Florent Kermarrec>
    * 9c801fbe - soc/cores/clock/ECP5PLL: add basic phase support <Florent Kermarrec>
    * a7b5b9d2 - litex_sim: simplify, change sdram module and enable sdram refresh. <Florent Kermarrec>

 * migen changed from 0.6.dev-229-g5e7c71a to 0.6.dev-241-gafe4405
    * afe4405 - sayma_rtm: add si5324_clkout_fabric and rtm_master_aux_clk <Sebastien Bourdeauducq>
    * 3e6f39a - build/platforms: add upduino_v1 board initial support <msloniewski>
    * 6902e6f - sayma_amc: remove outdated and inaccurate comment <Sebastien Bourdeauducq>
    * 57c4467 - sayma_amc: add gth_clk200 pins <Sebastien Bourdeauducq>
    * 81ba8ca - Updating Pins of de0nanosoc.py Platform file <AlexanderKnapik>
    * 9da60e3 - sayma_rtm: offer 50T option <Sebastien Bourdeauducq>
    * fd23e4f - sayma_rtm: fix si5324_clkin IOSTANDARD <Sebastien Bourdeauducq>
    * ee0a827 - sayma_rtm: add DRTIO satellite signals <Sebastien Bourdeauducq>
    * 8bfbdcb - sayma_rtm: cleanup resource numbers <Sebastien Bourdeauducq>
    * 3d919dd - sayma_amc: add master SATA connector pins <Sebastien Bourdeauducq>
    * 27e65bf - test: use environment variables to determine FPGA toolchain presence <William D. Jones>
    * 5ab577e - Minor bugfix in docstring, missing comma at end of line. <Christian Vogel>

Full submodule status
--
 6def7bc83dfb0338632e06a8b14c93faa6af8879 edid-decode (heads/master)
 a628956da7dc794e6e3c95b31ff9ce3af58bc763 flash_proxies (heads/master)
 d89b17177ae675a493ae100de66f64a759f4b82c litedram (remotes/origin/HEAD)
 77fa4bfb1e452adb1fa34c1b0baede68c056763d liteeth (remotes/origin/HEAD)
 3804c4947adedc6c720e3041e518627b0bf57f78 litepcie (remotes/origin/HEAD)
 b78a73110c0c26cf21bf1410329bf1e78286e929 litesata (heads/master)
 c1d8bdf6f23b1070b8bd2dd277a4708863474148 litescope (remotes/origin/HEAD)
 0a9110f901182a1233cc4e64b6e39175f6784621 liteusb (heads/master)
 98e145fba8c25394e9958bad67e2a457d145127e litevideo (remotes/origin/HEAD)
 af52842fbb250d795d110d79fd2ac91442ad98b9 litex (v0.1-710-gaf52842f)
 afe4405becdbc76539f0195c319367187012b05e migen (0.6.dev-241-gafe4405)
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

2 participants