We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent 1330c7e commit a95f05fCopy full SHA for a95f05f
misoclib/mem/sdram/phy/initsequence.py
@@ -8,7 +8,7 @@ def get_sdram_phy_header(sdram_phy_settings):
8
nphases = sdram_phy_settings.nphases
9
r += "#define DFII_NPHASES "+str(nphases)+"\n\n"
10
11
- r += "extern void cdelay(int i);\n"
+ r += "static void cdelay(int i);\n"
12
13
# commands_px functions
14
for n in range(nphases):
software/bios/sdram.c
@@ -11,7 +11,7 @@
#include "sdram.h"
-void cdelay(int i)
+static void cdelay(int i)
15
{
16
while(i > 0) {
17
#if defined (__lm32__)
software/bios/sdram.h
@@ -3,8 +3,6 @@
3
4
#include <generated/csr.h>
5
6
-void cdelay(int i);
7
-
void sdrsw(void);
void sdrhw(void);
void sdrrow(char *_row);
0 commit comments