Skip to content

Commit 2412271

Browse files
committedOct 16, 2017
targets/sayma_amc: add missin false paths on ethernet clocks
1 parent c36813e commit 2412271

File tree

1 file changed

+7
-0
lines changed

1 file changed

+7
-0
lines changed
 

‎misoc/targets/sayma_amc.py

+7
Original file line numberDiff line numberDiff line change
@@ -131,6 +131,13 @@ def __init__(self, *args, ethmac_nrxslots=2, ethmac_ntxslots=2, **kwargs):
131131

132132
self.platform.add_platform_command("set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets eth_clocks_rx_IBUF_inst/O]")
133133

134+
self.ethphy.crg.cd_eth_tx.clk.attr.add("keep")
135+
# period constraints are required here because of vivado
136+
self.platform.add_period_constraint(self.ethphy.crg.cd_eth_tx.clk, 8.0)
137+
self.platform.add_false_path_constraints(
138+
self.crg.cd_sys.clk,
139+
self.ethphy.crg.cd_eth_tx.clk, eth_clocks.rx)
140+
134141

135142
def main():
136143
parser = argparse.ArgumentParser(description="MiSoC port to the Sayma AMC")

0 commit comments

Comments
 (0)
Please sign in to comment.