We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent aa00627 commit ffefdb9Copy full SHA for ffefdb9
artiq/gateware/rtio/core.py
@@ -400,4 +400,4 @@ def __init__(self, channels, full_ts_width=63, guard_io_cycles=20):
400
self.cri.i_status.eq(Array(i_statuses)[sel])
401
]
402
403
- self.cri.counter.eq(self.counter.value_sys << fine_ts_width)
+ self.comb += self.cri.counter.eq(self.counter.value_sys << fine_ts_width)
0 commit comments