Skip to content

Commit a3fa71a

Browse files
committedJul 12, 2017
cores/sdram_phy/kusddrphy: fix typo on oserdese3/odatain (no functional impact)
1 parent f9c3fe6 commit a3fa71a

File tree

1 file changed

+3
-3
lines changed

1 file changed

+3
-3
lines changed
 

‎misoc/cores/sdram_phy/kusddrphy.py

+3-3
Original file line numberDiff line numberDiff line change
@@ -147,7 +147,7 @@ def __init__(self, pads):
147147
i_RST=self._dly_sel.storage[i] & self._wdly_dq_rst.re,
148148
i_CE=self._dly_sel.storage[i] & self._wdly_dq_inc.re,
149149

150-
o_ODATAIN=dm_o_nodelay, o_DATAOUT=pads.dm[i]
150+
i_ODATAIN=dm_o_nodelay, o_DATAOUT=pads.dm[i]
151151
)
152152

153153
dqs_nodelay = Signal()
@@ -177,7 +177,7 @@ def __init__(self, pads):
177177
i_RST=self._dly_sel.storage[i] & self._wdly_dqs_rst.re,
178178
i_CE=self._dly_sel.storage[i] & self._wdly_dqs_inc.re,
179179

180-
o_ODATAIN=dqs_nodelay, o_DATAOUT=dqs_delayed
180+
i_ODATAIN=dqs_nodelay, o_DATAOUT=dqs_delayed
181181
),
182182
Instance("OBUFTDS",
183183
i_I=dqs_delayed, i_T=dqs_t,
@@ -236,7 +236,7 @@ def __init__(self, pads):
236236
i_RST=self._dly_sel.storage[i//8] & self._wdly_dq_rst.re,
237237
i_CE=self._dly_sel.storage[i//8] & self._wdly_dq_inc.re,
238238

239-
o_ODATAIN=dq_o_nodelay, o_DATAOUT=dq_o_delayed
239+
i_ODATAIN=dq_o_nodelay, o_DATAOUT=dq_o_delayed
240240
),
241241
Instance("IDELAYE3",
242242
p_CASCADE="NONE", p_UPDATE_MODE="ASYNC",p_REFCLK_FREQUENCY=200.0,

0 commit comments

Comments
 (0)
Please sign in to comment.