sinara-hw · Jan 30, 2018
diff --git a/Diff for: ‎ARTIQ_ALTIUM/Kasli/PCB_Kasli/ClockRecovery.SchDoc
-14 KB b/Diff for: ‎ARTIQ_ALTIUM/Kasli/PCB_Kasli/ClockRecovery.SchDoc
-14 KB
diff --git a/Diff for: ‎ARTIQ_ALTIUM/Kasli/PCB_Kasli/FPGAPower&Misc.SchDoc
-7.5 KB b/Diff for: ‎ARTIQ_ALTIUM/Kasli/PCB_Kasli/FPGAPower&Misc.SchDoc
-7.5 KB
diff --git a/Diff for: ‎ARTIQ_ALTIUM/Kasli/PCB_Kasli/PCB_3U_Kasli.PrjPCB
+633-40 b/Diff for: ‎ARTIQ_ALTIUM/Kasli/PCB_Kasli/PCB_3U_Kasli.PrjPCB
+633-40
diff --git a/Diff for: ‎ARTIQ_ALTIUM/Kasli/PCB_Kasli/PCB_3U_Kasli.PrjPCBVariants
0 Bytes b/Diff for: ‎ARTIQ_ALTIUM/Kasli/PCB_Kasli/PCB_3U_Kasli.PrjPCBVariants
0 Bytes
diff --git a/Diff for: ‎ARTIQ_ALTIUM/Kasli/PCB_Kasli/PCB_Kasli.PCBDOC
-383 KB b/Diff for: ‎ARTIQ_ALTIUM/Kasli/PCB_Kasli/PCB_Kasli.PCBDOC
-383 KB
diff --git a/Diff for: ‎ARTIQ_ALTIUM/Kasli/PCB_Kasli/PowerSupplies.SchDoc
0 Bytes b/Diff for: ‎ARTIQ_ALTIUM/Kasli/PCB_Kasli/PowerSupplies.SchDoc
0 Bytes
diff --git a/Diff for: ‎ARTIQ_ALTIUM/Kasli/PCB_Kasli/Schlib1.SchLib
7 KB b/Diff for: ‎ARTIQ_ALTIUM/Kasli/PCB_Kasli/Schlib1.SchLib
7 KB
diff --git a/Diff for: ‎ARTIQ_ALTIUM/Kasli/PCB_Kasli/USB_Serial_Quad.SchDoc
0 Bytes b/Diff for: ‎ARTIQ_ALTIUM/Kasli/PCB_Kasli/USB_Serial_Quad.SchDoc
0 Bytes