Skip to content

Commit

Permalink
doc: explain how to convert FHDL modules to Verilog code.
Browse files Browse the repository at this point in the history
whitequark committed May 27, 2017
1 parent 9e2ba25 commit 8badc8c
Showing 1 changed file with 7 additions and 1 deletion.
8 changes: 7 additions & 1 deletion doc/fhdl.rst
Original file line number Diff line number Diff line change
@@ -359,6 +359,12 @@ The clock domain management mechanism explained above happens during finalizatio
Conversion for synthesis
************************

Any FHDL module can be converted into synthesizable Verilog HDL. This is accomplished by using the ``convert`` function in the ``migen.fhdl.verilog`` module.
Any FHDL module can be converted into synthesizable Verilog HDL. This is accomplished by using the ``convert`` function in the ``migen.fhdl.verilog`` module:

# define FHDL module MyDesign here

if __name__ == "__main__":
from migen.fhdl.verilog import convert
convert(MyDesign()).write("my_design.v")

The ``migen.build`` component provides scripts to interface third-party FPGA tools (from Xilinx, Altera and Lattice) to Migen, and a database of boards for the easy deployment of designs.

0 comments on commit 8badc8c

Please sign in to comment.