Skip to content
Permalink

Comparing changes

Choose two branches to see what’s changed or to start a new pull request. If you need to, you can also or learn more about diff comparisons.

Open a pull request

Create a new pull request by comparing changes across two branches. If you need to, you can also . Learn more about diff comparisons here.
base repository: azonenberg/yosys
Failed to load repositories. Confirm that selected base ref is valid, then try again.
Loading
base: 203b521a781c
Choose a base ref
...
head repository: azonenberg/yosys
Failed to load repositories. Confirm that selected head ref is valid, then try again.
Loading
compare: 6fed2dc996a5
Choose a head ref
  • 10 commits
  • 11 files changed
  • 3 contributors

Commits on Feb 12, 2017

  1. Copy the full SHA
    8283037 View commit details
  2. Copy the full SHA
    76c4ee0 View commit details

Commits on Feb 13, 2017

  1. Copy the full SHA
    db7314b View commit details
  2. Copy the full SHA
    69468d5 View commit details
  3. More progress on Firrtl backend.

    Chisel -> Firrtl -> Verilog -> Firrtl -> Verilog is successful for a
    simple rocket-chip design.
    azidar committed Feb 13, 2017
    Copy the full SHA
    794cec0 View commit details

Commits on Feb 14, 2017

  1. Merge pull request YosysHQ#313 from azidar/bugfix-assign-wmask

    More progress on Firrtl backend.
    cliffordwolf authored Feb 14, 2017
    Copy the full SHA
    f3a25d9 View commit details
  2. Copy the full SHA
    2a311c2 View commit details
  3. Copy the full SHA
    4e80ce9 View commit details
  4. Copy the full SHA
    4fb8007 View commit details
  5. Copy the full SHA
    6fed2dc View commit details
Loading