Skip to content

Commit f7816e4

Browse files
committedAug 17, 2017
sayma_amc: add Ethernet clock constraints
1 parent ae063b2 commit f7816e4

File tree

1 file changed

+11
-0
lines changed

1 file changed

+11
-0
lines changed
 

‎migen/build/platforms/sinara/sayma_amc.py

+11
Original file line numberDiff line numberDiff line change
@@ -111,3 +111,14 @@ class Platform(XilinxPlatform):
111111

112112
def __init__(self):
113113
XilinxPlatform.__init__(self, "xcku040-ffva1156-1-c", _io, toolchain="vivado")
114+
115+
def do_finalize(self, fragment):
116+
XilinxPlatform.do_finalize(self, fragment)
117+
try:
118+
self.add_period_constraint(self.lookup_request("eth_clocks").rx, 8.0)
119+
except ConstraintError:
120+
pass
121+
try:
122+
self.add_period_constraint(self.lookup_request("eth_clocks").tx, 8.0)
123+
except ConstraintError:
124+
pass

0 commit comments

Comments
 (0)
Please sign in to comment.