Skip to content
Permalink

Comparing changes

Choose two branches to see what’s changed or to start a new pull request. If you need to, you can also or learn more about diff comparisons.

Open a pull request

Create a new pull request by comparing changes across two branches. If you need to, you can also . Learn more about diff comparisons here.
base repository: azonenberg/yosys
Failed to load repositories. Confirm that selected base ref is valid, then try again.
Loading
base: 936fce0695f0
Choose a base ref
...
head repository: azonenberg/yosys
Failed to load repositories. Confirm that selected head ref is valid, then try again.
Loading
compare: ea75173d3b69
Choose a head ref
  • 2 commits
  • 2 files changed
  • 1 contributor

Commits on Sep 5, 2017

  1. Fixed typo in comment. Fixed bug where extract_counter would create u… 

    …p counters when it meant to create down counters.
    @azonenberg
    azonenberg committed Sep 5, 2017
    Copy the full SHA
    f167152 View commit details

  2. Initial recover_tff_counters implementation. Far from all-inclusive b… 

    …ut works for power-of-two counts.
    @azonenberg
    azonenberg committed Sep 5, 2017
    Copy the full SHA
    ea75173 View commit details
Showing with 97 additions and 218 deletions.
  1. +2 −2 passes/techmap/extract_counter.cc
  2. +95 −216 passes/techmap/recover_tff_counters.cc
4 changes: 2 additions & 2 deletions passes/techmap/extract_counter.cc
View file
Original file line number Diff line number Diff line change
@@ -424,12 +424,12 @@ void counter_worker(
cell->setPort("\\CLK", extract.clk);
cell->setPort("\\OUT", extract.outsig);

//Hook up hard-wired ports (for now CE and up/=down are not supported), default to no parallel output
//Hook up hard-wired ports (for now CE and up/down are not supported), default to no parallel output
cell->setParam("\\HAS_POUT", RTLIL::Const(0));
cell->setParam("\\HAS_CE", RTLIL::Const(0));
cell->setParam("\\DIRECTION", RTLIL::Const("DOWN"));
cell->setPort("\\CE", RTLIL::Const(1));
cell->setPort("\\UP", RTLIL::Const(1));
cell->setPort("\\UP", RTLIL::Const(0));

//Hook up any parallel outputs
for(auto load : extract.pouts)
Loading