You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
FPGA newcomers are not used to the term 'bitstream'. To insist that this file
is the result of the gateware compilation and thus the binary FPGA format,
add the term 'gateware' as a prefix.
Copy file name to clipboardExpand all lines: doc/manual/installing.rst
+8-8
Original file line number
Diff line number
Diff line change
@@ -93,11 +93,11 @@ Preparing the core device FPGA board
93
93
94
94
You now need to flash 3 things on the FPGA board:
95
95
96
-
1. The FPGA bitstream
96
+
1. The FPGA gateware bitstream
97
97
2. The BIOS
98
98
3. The ARTIQ runtime
99
99
100
-
They are all shipped in our Conda packages, along with the required flash proxy bitstreams.
100
+
They are all shipped in our Conda packages, along with the required flash proxy gateware bitstreams.
101
101
102
102
First you need to install OpenOCD. Then, you can flash the board:
103
103
@@ -169,11 +169,11 @@ and the ARTIQ kernels.
169
169
Preparing the core device FPGA board
170
170
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
171
171
172
-
These steps are required to generate bitstream (``.bit``) files, build the MiSoC BIOS and ARTIQ runtime, and flash FPGA boards. If the board is already flashed, you may skip those steps and go directly to `Installing the host-side software`.
172
+
These steps are required to generate gateware bitstream (``.bit``) files, build the MiSoC BIOS and ARTIQ runtime, and flash FPGA boards. If the board is already flashed, you may skip those steps and go directly to `Installing the host-side software`.
173
173
174
174
* Install the FPGA vendor tools (e.g. Xilinx ISE and/or Vivado):
175
175
176
-
* Get Xilinx tools from http://www.xilinx.com/support/download/index.htm. ISE can build bitstreams both for boards using the Spartan-6 (Pipistrello) and 7-series devices (KC705), while Vivado supports only boards using 7-series devices.
176
+
* Get Xilinx tools from http://www.xilinx.com/support/download/index.htm. ISE can build gateware bitstreams both for boards using the Spartan-6 (Pipistrello) and 7-series devices (KC705), while Vivado supports only boards using 7-series devices.
177
177
178
178
* The Pipistrello is supported by Webpack, the KC705 is not.
179
179
@@ -208,9 +208,9 @@ These steps are required to generate bitstream (``.bit``) files, build the MiSoC
208
208
209
209
.. _install-flash-proxy:
210
210
211
-
* Install the required flash proxy bitstreams:
211
+
* Install the required flash proxy gateware bitstreams:
212
212
213
-
The purpose of the flash proxy bitstream is to give programming software fast JTAG access to the flash connected to the FPGA.
213
+
The purpose of the flash proxy gateware bitstream is to give programming software fast JTAG access to the flash connected to the FPGA.
214
214
215
215
* Pipistrello and KC705:
216
216
@@ -243,7 +243,7 @@ These steps are required to generate bitstream (``.bit``) files, build the MiSoC
243
243
:ref:`installing the host-side software <installing-the-host-side-software>`.
244
244
245
245
246
-
* Build the bitstream, BIOS and runtime by running:
246
+
* Build the gateware bitstream, BIOS and runtime by running:
247
247
::
248
248
249
249
$ cd ~/artiq-dev
@@ -270,7 +270,7 @@ These steps are required to generate bitstream (``.bit``) files, build the MiSoC
270
270
271
271
.. note:: The `-t` option specifies the board your are targeting. Available options are ``kc705`` and ``pipistrello``.
272
272
273
-
* Check that the board boots by running a serial terminal program (you may need to press its FPGA reconfiguration button or power-cycle it to load the bitstream that was newly written into the flash): ::
273
+
* Check that the board boots by running a serial terminal program (you may need to press its FPGA reconfiguration button or power-cycle it to load the gateware bitstream that was newly written into the flash): ::
0 commit comments