Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

phaser2 configure device using openocd #643

Closed
2 of 3 tasks
jbqubit opened this issue Dec 16, 2016 · 4 comments
Closed
2 of 3 tasks

phaser2 configure device using openocd #643

jbqubit opened this issue Dec 16, 2016 · 4 comments
Assignees
Labels
area:sawg smart arbitrary waveform generator (f.k.a. phaser)

Comments

@jbqubit
Copy link
Contributor

jbqubit commented Dec 16, 2016

This regards phaser2 branch.

  • runtime test mode via serial command line interface is missing
  • artiq_flash is not supported for phaser2; manual openocd commands are missing from instructions for following operations
    • artiq_flash -f flash_storage.img proxy storage start
    • artiq_coreconfig write -f idle_kernel idle.elf
@jbqubit
Copy link
Contributor Author

jbqubit commented Dec 16, 2016

@jordens from your email I resolved the second two

(phaser2) britton@britton1:~/artiq-dev-phaser2/artiq/artiq/examples/phaser$ artiq_mkfs phaser_config.bin -s mac 00:0a:35:03:1e:53 -s ip 192.168.1.71 -s startup_clock i -f startup_kernel startup_kernel.elf

(phaser2) britton@britton1:~/artiq-dev-phaser2/artiq/artiq/examples/phaser$ openocd -f board/kc705.cfg -s ~/anaconda3/envs/phaser2/share/openocd/scripts -c "init; jtagspi_program phaser_config.bin 0xb80000; xc7_program xc7.tap; exit"

Regarding test mode... Do you intend to dump test mode here forward?

@jordens
Copy link
Member

jordens commented Dec 16, 2016

There should be a jtagspi_init 0 /path/to/bscan_spi_xc7k325t.bit after the init.

Test mode was removed in the move to rust. I did like it and miss it as well but it was a bit tedious to maintain and hard to test itself.

@jordens jordens closed this as completed Dec 16, 2016
@jordens jordens added the area:sawg smart arbitrary waveform generator (f.k.a. phaser) label Dec 16, 2016
@jordens jordens self-assigned this Dec 16, 2016
@whitequark
Copy link
Contributor

We can bring back test mode if there's enough interest, there's no fundamental reason for its removal.

Sorry, something went wrong.

@jbqubit
Copy link
Contributor Author

jbqubit commented Dec 16, 2016

Ah, thanks Robert.

(phaser2) britton@britton1:~/artiq-dev-phaser2/artiq/artiq/examples/phaser$ 
artiq_mkfs phaser_config.bin \
-s mac 00:0a:35:03:1e:53 \
-s ip 192.168.1.71 \
-s startup_clock i \
-f startup_kernel startup_kernel.elf

(phaser2) britton@britton1:~/artiq-dev-phaser2/artiq/artiq/examples/phaser$ 
openocd -f board/kc705.cfg -s ~/anaconda3/envs/phaser2/share/openocd/scripts -c "init; \
jtagspi_init 0 /home/britton/.migen/bscan_spi_xc7k325t.bit; \
jtagspi_program phaser_config.bin 0xb80000; \
xc7_program xc7.tap; \
exit"

I've found the Test Mode useful in a number of circumstances and would miss its absence. This is in part a result of familiarity with that path for configuring MAC/IP and doing simple LED/IO toggle tests. I can see that openocd is a clear alternate path for setting MAC/IP.

Sorry, something went wrong.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
area:sawg smart arbitrary waveform generator (f.k.a. phaser)
Projects
None yet
Development

No branches or pull requests

3 participants