Skip to content

Commit 18e3f58

Browse files
committedDec 8, 2016
sawg: reduce coefficient width
1 parent 598da09 commit 18e3f58

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed
 

‎artiq/gateware/dsp/sawg.py

+2-2
Original file line numberDiff line numberDiff line change
@@ -146,9 +146,9 @@ def __init__(self, width=16, parallelism=4, widths=None, orders=None):
146146

147147
self.submodules.a1 = a1 = SplineParallelDDS(widths, orders)
148148
self.submodules.a2 = a2 = SplineParallelDDS(widths, orders)
149-
coeff = [[int(round((1 << 26) * ci)) for ci in c]
149+
coeff = [[int(round((1 << 18)*ci)) for ci in c]
150150
for c in halfgen4_cascade(parallelism, width=.4, order=8)]
151-
hbf = [ParallelHBFUpsampler(coeff, width=width, shift=25)
151+
hbf = [ParallelHBFUpsampler(coeff, width=width, shift=17)
152152
for i in range(2)]
153153
self.submodules.b = b = SplineParallelDUC(
154154
widths._replace(a=len(a1.xo[0]), f=widths.f - width), orders,

0 commit comments

Comments
 (0)
Please sign in to comment.