You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
This was a bug in Yosys that was fixed in commit YosysHQ/yosys@4effb38. You need to use Yosys master, see README. (Yosys 0.9 when it is released will also work.)
Hello
I'm doing some AXI cores using nMigen (https://github.com/andresdemski/nmigen-axi/blob/master/nmigen-axi/axi_stream/fifo.py) and i found a syntax error in the RTLIL file while i was trying to generate a verilog file.
The error message was:
nmigen.back.verilog.YosysError: ERROR: Parser error in line 509: syntax error
I generated the RTLIL and i check the line 509:
The syntax error was generated by:
nmigen/nmigen/lib/fifo.py
Line 349 in 5fd8a79
I suppose that
[4:0] [3:0]
is interpreted as double indexing and not truncation as it is expected.nMigen commit: 5fd8a79
yosys version: yosys-0.8-1
Regards
Andres
The text was updated successfully, but these errors were encountered: