Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

microcodeIntel: 20190312 -> 20190514 #61518

Closed
wants to merge 1 commit into from
Closed

microcodeIntel: 20190312 -> 20190514 #61518

wants to merge 1 commit into from

Conversation

herrwiese
Copy link
Contributor

@herrwiese herrwiese commented May 14, 2019 •
edited

This is needed for upcoming mitigations for newly disclosed flaws in
Intel processors. Thanks, Intel. Anyways, what do you actually do
for a living?

See also:

CVE-2018-12126 MSBDS Microarchitectural Store Buffer Data Sampling
CVE-2018-12130 MFBDS Microarchitectural Fill Buffer Data Sampling
CVE-2018-12127 MLPDS Microarchitectural Load Port Data Sampling
CVE-2019-11091 MDSUM Microarchitectural Data Sampling Uncacheable Memory

Motivation for this change
Things done
  • Tested using sandboxing (nix.useSandbox on NixOS, or option sandbox in nix.conf on non-NixOS)
  • Built on platform(s)
    • NixOS
    • macOS
    • other Linux distributions
  • Tested via one or more NixOS test(s) if existing and applicable for the change (look inside nixos/tests)
  • Tested compilation of all pkgs that depend on this change using nix-shell -p nix-review --run "nix-review wip"
  • Tested execution of all binary files (usually in ./result/bin/)
  • Determined the impact on package closure size (by running nix path-info -S before and after)
  • Assured whether relevant documentation is up to date
  • Fits CONTRIBUTING.md.

@herrwiese
microcodeIntel: 2019031 -> 2019051
003a31e 
This is needed for upcoming mitigations for newly disclosed flaws in
Intel processors.  Thanks, Intel.  Anyways, what do you actually do
for a living?

See also:

  CVE-2018-12126  MSBDS  Microarchitectural Store Buffer Data Sampling
  CVE-2018-12130  MFBDS  Microarchitectural Fill Buffer Data Sampling
  CVE-2018-12127  MLPDS  Microarchitectural Load Port Data Sampling
  CVE-2019-11091  MDSUM  Microarchitectural Data Sampling Uncacheable Memory
@eadwu eadwu mentioned this pull request May 14, 2019
Closed
10 tasks
@samueldr samueldr added 1.severity: security 9.needs: port to stable A PR needs a backport to the stable release. labels May 14, 2019
worldofpeace
worldofpeace approved these changes May 15, 2019
View reviewed changes
Copy link
Contributor

@worldofpeace worldofpeace left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Works on my machine.

(kaby lake refresh thingy).

@herrwiese
Copy link
Contributor Author

84cdfb8

@herrwiese herrwiese closed this May 15, 2019
@ivan
Copy link
Member

ivan commented May 15, 2019

The new microcode appears to work fine on my i7-2620M and i7-4790K (0x25 -> 0x27 even though Intel didn't bother to list it in their microcode guidance.)

@herrwiese herrwiese deleted the intel-microcode-20190514 branch May 18, 2019 07:48
@TredwellGit TredwellGit removed the 9.needs: port to stable A PR needs a backport to the stable release. label Aug 20, 2021
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@worldofpeace worldofpeace worldofpeace approved these changes

Assignees
No one assigned
Labels
1.severity: security 10.rebuild-darwin: 0 10.rebuild-linux: 1-10
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.

None yet
5 participants
@herrwiese @ivan @worldofpeace @samueldr @TredwellGit