Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

vendor.intel: add Quartus support #178

Merged
merged 1 commit into from Oct 10, 2019
Merged

vendor.intel: add Quartus support #178

merged 1 commit into from Oct 10, 2019

Conversation

whitequark
Copy link
Contributor

@whitequark whitequark commented Aug 21, 2019

This is a work in progress. It has the following issues:

  • SDR IO is not supported
  • DDR IO is not suppored
  • Differential IO is not supported
  • Startup clock gating is not performed

@codecov
Copy link

codecov bot commented Aug 21, 2019

Codecov Report

Merging #178 into master will not change coverage.
The diff coverage is 20%.

Impacted file tree graph

@@           Coverage Diff           @@
##           master     #178   +/-   ##
=======================================
  Coverage   82.33%   82.33%           
=======================================
  Files          33       33           
  Lines        5514     5514           
  Branches     1180     1180           
=======================================
  Hits         4540     4540           
  Misses        839      839           
  Partials      135      135
Impacted Files Coverage Δ
nmigen/build/plat.py 22.53% <0%> (ø) ⬆️
nmigen/back/verilog.py 67.56% <100%> (ø) ⬆️

Continue to review full report at Codecov.

Legend - Click here to learn more
Δ = absolute <relative> (impact), ø = not affected, ? = missing data
Powered by Codecov. Last update 7dfd7fb...53d86f5. Read the comment docs.

@Ravenslofty
Copy link
Contributor

Regarding "startup clock gating" here, do you mean power-on reset? This appears to be the standard way of performing power-on reset, by instantiating a shift chain to hold a reset line.

@whitequark whitequark force-pushed the vendor.altera branch 5 times, most recently from 7dbd822 to edc21df Compare October 9, 2019 21:50
@whitequark whitequark changed the title vendor.altera: add Quartus support (WIP) vendor.intel: add Quartus support (WIP) Oct 9, 2019
@whitequark whitequark force-pushed the vendor.altera branch 2 times, most recently from ace10a6 to 8538da3 Compare October 10, 2019 00:33
Co-authored-by: Dan Ravensloft <dan.ravensloft@gmail.com>
@whitequark whitequark changed the title vendor.intel: add Quartus support (WIP) vendor.intel: add Quartus support Oct 10, 2019
@whitequark whitequark merged commit 8021e2d into master Oct 10, 2019
@whitequark whitequark deleted the vendor.altera branch October 10, 2019 00:35
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

2 participants