Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Xilinx 7 series STARTUPE3->STARTUPE2 #179

Merged
merged 1 commit into from Aug 21, 2019
Merged

Xilinx 7 series STARTUPE3->STARTUPE2 #179

merged 1 commit into from Aug 21, 2019

Conversation

dlharmon
Copy link
Contributor

STARTUPE3 is for Ultrascale and it fails to build for 7 series with this in there

STARTUPE3 is for Ultrascale and it fails to build for 7 series with this in there
@whitequark whitequark merged commit 6737ef7 into m-labs:master Aug 21, 2019
@whitequark
Copy link
Contributor

Thanks. Indeed I have misplaced some S7 docs with US.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

2 participants