build.plat: add iter_extra_files method.

* vendor.xilinx_7series: employ iter_extra_files.
m-labs · Jul 2, 2019 · 4c61207 · whitequark · Jul 2, 2019 · whitequark
1 parent f2cc64f
commit 4c61207
Show file tree

Hide file tree

Showing 2 changed files with 8 additions and 8 deletions.
diff --git a/nmigen/build/plat.py b/nmigen/build/plat.py
@@ -281,3 +281,7 @@ def render(source, origin):
         for filename, content in self.extra_files.items():
             plan.add_file(filename, content)
         return plan
+
+    def iter_extra_files(self, *endswith):
+        for file in [f for f in self.extra_files if f.endswith(endswith)]:
+            yield file
diff --git a/nmigen/vendor/xilinx_7series.py b/nmigen/vendor/xilinx_7series.py
@@ -55,17 +55,13 @@ class Xilinx7SeriesPlatform(TemplatedPlatform):
         "{{name}}.tcl": r"""
             # {{autogenerated}}
             create_project -force -name {{name}} -part {{platform.device}}{{platform.package}}-{{platform.speed}}
-            {% for file in platform.extra_files %}
-                {% if file.endswith((".v", ".sv")) -%}
-                    add_files {{file}}
-                {% endif %}
+            {% for file in platform.iter_extra_files(".v", ".sv") %}
+            add_files {{file}}
             {% endfor %}
             add_files {{name}}.v
             read_xdc {{name}}.xdc
-            {% for file in platform.extra_files %}
-                {% if file.endswith("xdc") -%}
-                    read_xdc {{file}}
-                {% endif %}
+            {% for file in platform.iter_extra_files(".xdc") %}
+            read_xdc {{file}}
             {% endfor %}
             {{get_override("script_after_read")|default("# (script_after_read placeholder)")}}
             synth_design -top {{name}} -part {{platform.device}}{{platform.package}}-{{platform.speed}}