Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clean up Xilinx platform code #104

Merged
merged 3 commits into from Jun 17, 2019
Merged

Clean up Xilinx platform code #104

merged 3 commits into from Jun 17, 2019

Conversation

whitequark
Copy link
Contributor

@jfng Can you please review this, and make sure I didn't break anything? The main part here is the commit that removes the inverter between the register (FDCE) and tristate input of the IOB. The rest is just misc cleanups that remove intermediate signals and ensure that if a pin doesn't have e.g. the i signal, there is no i signal returned from _get_xdr_buffer.

whitequark added 3 commits June 15, 2019 15:55
Before this commit, in some cases there will be an inverter, which is
not allowed on an FDCE with IOB attribute set to true, as it will
interfere with packing.
Eliminate some intermediate signals if they are not necessary.
Do not even return i, o, or t if the pin does not have them.
Do this to make sure all buffers, tristate/differential or not, are
instantiated the exact same way, and are subject to the same set of
toolchain bugs, if any.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

1 participant