Feature: Add use of Intel Intrinsics & RDTSC on e2k (MCST Elbrus 2000) #9575
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
MCST e2k (Elbrus 2000) architecture has half native / half software support of most Intel/AMD SIMD e.g. MMX/SSE/SSE2/SSE3/SSSE3/SSE4.1/SSE4.2/AES/AVX/AVX2 & 3DNow!/SSE4a/XOP/FMA4 E2K - this is VLIW/EPIC architecture, like Intel Itanium (IA-64) architecture. Ref: https://en.wikipedia.org/wiki/Elbrus_2000 Co-authored-by: Alexander Troosh @troosh, Konstantin Ivlev @SSE4 and Dmitry Shcherbakov @crypto-das
LordAro
approved these changes
Sep 26, 2021
TrueBrain
added
the
backport requested
TrueBrain
pushed a commit
to TrueBrain/OpenTTD
that referenced
this pull request
Oct 3, 2021
…TD#9575) MCST e2k (Elbrus 2000) architecture has half native / half software support of most Intel/AMD SIMD e.g. MMX/SSE/SSE2/SSE3/SSSE3/SSE4.1/SSE4.2/AES/AVX/AVX2 & 3DNow!/SSE4a/XOP/FMA4 E2K - this is VLIW/EPIC architecture, like Intel Itanium (IA-64) architecture. Ref: https://en.wikipedia.org/wiki/Elbrus_2000 Co-authored-by: Alexander Troosh @troosh, Konstantin Ivlev @SSE4 and Dmitry Shcherbakov @crypto-das
TrueBrain
pushed a commit
to TrueBrain/OpenTTD
that referenced
this pull request
Oct 3, 2021
…TD#9575) MCST e2k (Elbrus 2000) architecture has half native / half software support of most Intel/AMD SIMD e.g. MMX/SSE/SSE2/SSE3/SSSE3/SSE4.1/SSE4.2/AES/AVX/AVX2 & 3DNow!/SSE4a/XOP/FMA4 E2K - this is VLIW/EPIC architecture, like Intel Itanium (IA-64) architecture. Ref: https://en.wikipedia.org/wiki/Elbrus_2000 Co-authored-by: Alexander Troosh @troosh, Konstantin Ivlev @SSE4 and Dmitry Shcherbakov @crypto-das
TrueBrain
pushed a commit
to TrueBrain/OpenTTD
that referenced
this pull request
Oct 3, 2021
…TD#9575) MCST e2k (Elbrus 2000) architecture has half native / half software support of most Intel/AMD SIMD e.g. MMX/SSE/SSE2/SSE3/SSSE3/SSE4.1/SSE4.2/AES/AVX/AVX2 & 3DNow!/SSE4a/XOP/FMA4 E2K - this is VLIW/EPIC architecture, like Intel Itanium (IA-64) architecture. Ref: https://en.wikipedia.org/wiki/Elbrus_2000 Co-authored-by: Alexander Troosh @troosh, Konstantin Ivlev @SSE4 and Dmitry Shcherbakov @crypto-das
TrueBrain
pushed a commit
to TrueBrain/OpenTTD
that referenced
this pull request
Oct 3, 2021
…TD#9575) MCST e2k (Elbrus 2000) architecture has half native / half software support of most Intel/AMD SIMD e.g. MMX/SSE/SSE2/SSE3/SSSE3/SSE4.1/SSE4.2/AES/AVX/AVX2 & 3DNow!/SSE4a/XOP/FMA4 E2K - this is VLIW/EPIC architecture, like Intel Itanium (IA-64) architecture. Ref: https://en.wikipedia.org/wiki/Elbrus_2000 Co-authored-by: Alexander Troosh @troosh, Konstantin Ivlev @SSE4 and Dmitry Shcherbakov @crypto-das
TrueBrain
pushed a commit
to TrueBrain/OpenTTD
that referenced
this pull request
Oct 3, 2021
…TD#9575) MCST e2k (Elbrus 2000) architecture has half native / half software support of most Intel/AMD SIMD e.g. MMX/SSE/SSE2/SSE3/SSSE3/SSE4.1/SSE4.2/AES/AVX/AVX2 & 3DNow!/SSE4a/XOP/FMA4 E2K - this is VLIW/EPIC architecture, like Intel Itanium (IA-64) architecture. Ref: https://en.wikipedia.org/wiki/Elbrus_2000 Co-authored-by: Alexander Troosh @troosh, Konstantin Ivlev @SSE4 and Dmitry Shcherbakov @crypto-das
TrueBrain
pushed a commit
that referenced
this pull request
Oct 3, 2021
MCST e2k (Elbrus 2000) architecture has half native / half software support of most Intel/AMD SIMD e.g. MMX/SSE/SSE2/SSE3/SSSE3/SSE4.1/SSE4.2/AES/AVX/AVX2 & 3DNow!/SSE4a/XOP/FMA4 E2K - this is VLIW/EPIC architecture, like Intel Itanium (IA-64) architecture. Ref: https://en.wikipedia.org/wiki/Elbrus_2000 Co-authored-by: Alexander Troosh @troosh, Konstantin Ivlev @SSE4 and Dmitry Shcherbakov @crypto-das
TrueBrain
removed
the
backport requested
LordAro
added
the
backported
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Motivation / Problem
The e2k MCST-LСС (eLbrus Compiler Collection) compiler can cross-compile Intel Intrinsics into Elbrus Intrinsics. But to use this feature need to pretend to be an i386/x86_64 architecture (to use this code). To do this need to add Elbrus implementation to CPUID function.
Also, Elbrus support RDTSC.
Description
Added use of Intel Intrinsics (SSE2, SSSE3, SSE4.1) & RDTSC on e2k architecture by default.
Co-authored-by: Alexander Troosh @troosh, Konstantin Ivlev @SSE4 and Dmitry Shcherbakov @crypto-das
Limitations
No.
Checklist for review
Some things are not automated, and forgotten often. This list is a reminder for the reviewers.
This PR touches english.txt or translations? Check the guidelinesThis PR affects the save game format? (label 'savegame upgrade')This PR affects the GS/AI API? (label 'needs review: Script API')* ai_changelog.hpp, gs_changelog.hpp need updating.* The compatibility wrappers (compat_*.nut) need updating.This PR affects the NewGRF API? (label 'needs review: NewGRF')newgrf_debug_data.h may need updating.PR must be added to API tracker