Skip to content

SystemVerilog parser using Tree-Sitter #44

@drom

Description

@drom

🚧 Work In Progress 🚧

Brief explanation

Verilog / SystemVerilog is a major hardware description language used in FPGA and Chip design.
Tree-Sitter is an incremental parsing system for programming tools https://tree-sitter.github.io
https://github.com/tree-sitter/tree-sitter-verilog - is IEEE 1800-2017 compliant parser.
Included in SymbiFlow SystemVerilog test suit: https://symbiflow.github.io/sv-tests/
Used in Atom editor: https://github.blog/2018-10-31-atoms-new-parsing-system/
Via plugin: https://github.com/drom/atom-ide-eda

Detailed Explanation

https://github.com/tree-sitter/tree-sitter-verilog/issues

Further reading

🚧 Work In Progress 🚧

Activity

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

      Development

      No branches or pull requests

        Participants

        @drom

        Issue actions

          SystemVerilog parser using Tree-Sitter · Issue #44 · f4pga/ideas