You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
IP designs on S3 devices can be used for processing data within S3, without external IO defined in the IP design. S3 has ASSP block (M4) which interfaces with the FPGA block, so there could be design where M4 sends data to FPGA, FPGA IP (like FFT) process the data and sends it back to M4. No external IO, in the FPGA IP, need to be defined in these scenario.
But Yosys, completely optimizes the design when it does not see any IO defined in the FPGA design. Test_Design2.zip
The text was updated successfully, but these errors were encountered:
I updated https://github.com/antmicro/yosys/tree/quicklogic fork, where the support for QuickLogic devices currently resides. Now the qlal4s3b_cell_macro module has attribute keep that will preserve this cell, and communication with it.
Steps to reproduce the issue
IP designs on S3 devices can be used for processing data within S3, without external IO defined in the IP design. S3 has ASSP block (M4) which interfaces with the FPGA block, so there could be design where M4 sends data to FPGA, FPGA IP (like FFT) process the data and sends it back to M4. No external IO, in the FPGA IP, need to be defined in these scenario.
But Yosys, completely optimizes the design when it does not see any IO defined in the FPGA design.
Test_Design2.zip
The text was updated successfully, but these errors were encountered: