Skip to content
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.

Commit 96ad6dc

Browse files
whitequarkwhitequark
committedJan 19, 2020
WIP Ethernet AUI adapter.
1 parent ee365bf commit 96ad6dc

File tree

4 files changed

+5349
-0
lines changed

4 files changed

+5349
-0
lines changed
 

‎hardware/boards/adapter-aui/adapter-aui-cache.lib

+333
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,333 @@
1+
EESchema-LIBRARY Version 2.4
2+
#encoding utf-8
3+
#
4+
# Connector_DB15_Female_MountingHoles
5+
#
6+
DEF Connector_DB15_Female_MountingHoles J 0 40 Y N 1 F N
7+
F0 "J" 0 950 50 H V C CNN
8+
F1 "Connector_DB15_Female_MountingHoles" 0 875 50 H V C CNN
9+
F2 "" 0 0 50 H I C CNN
10+
F3 " ~" 0 0 50 H I C CNN
11+
$FPLIST
12+
DSUB*Female*
13+
$ENDFPLIST
14+
DRAW
15+
C -70 -700 30 0 1 0 N
16+
C -70 -500 30 0 1 0 N
17+
C -70 -300 30 0 1 0 N
18+
C -70 -100 30 0 1 0 N
19+
C -70 100 30 0 1 0 N
20+
C -70 300 30 0 1 0 N
21+
C -70 500 30 0 1 0 N
22+
C -70 700 30 0 1 0 N
23+
C 50 -600 30 0 1 0 N
24+
C 50 -400 30 0 1 0 N
25+
C 50 -200 30 0 1 0 N
26+
C 50 0 30 0 1 0 N
27+
C 50 200 30 0 1 0 N
28+
C 50 400 30 0 1 0 N
29+
C 50 600 30 0 1 0 N
30+
P 2 0 1 0 -150 -700 -100 -700 N
31+
P 2 0 1 0 -150 -600 20 -600 N
32+
P 2 0 1 0 -150 -500 -100 -500 N
33+
P 2 0 1 0 -150 -400 20 -400 N
34+
P 2 0 1 0 -150 -300 -100 -300 N
35+
P 2 0 1 0 -150 -200 20 -200 N
36+
P 2 0 1 0 -150 -100 -100 -100 N
37+
P 2 0 1 0 -150 0 20 0 N
38+
P 2 0 1 0 -150 100 -100 100 N
39+
P 2 0 1 0 -150 200 20 200 N
40+
P 2 0 1 0 -150 300 -100 300 N
41+
P 2 0 1 0 -150 400 20 400 N
42+
P 2 0 1 0 -150 500 -100 500 N
43+
P 2 0 1 0 -150 600 20 600 N
44+
P 2 0 1 0 -150 700 -100 700 N
45+
P 5 0 1 10 -150 825 125 675 125 -675 -150 -825 -150 825 f
46+
X PAD 0 0 -900 150 U 50 50 1 1 P
47+
X 1 1 -300 700 150 R 50 50 1 1 P
48+
X P10 10 -300 400 150 R 50 50 1 1 P
49+
X P111 11 -300 200 150 R 50 50 1 1 P
50+
X P12 12 -300 0 150 R 50 50 1 1 P
51+
X P13 13 -300 -200 150 R 50 50 1 1 P
52+
X P14 14 -300 -400 150 R 50 50 1 1 P
53+
X P15 15 -300 -600 150 R 50 50 1 1 P
54+
X 2 2 -300 500 150 R 50 50 1 1 P
55+
X 3 3 -300 300 150 R 50 50 1 1 P
56+
X 4 4 -300 100 150 R 50 50 1 1 P
57+
X 5 5 -300 -100 150 R 50 50 1 1 P
58+
X 6 6 -300 -300 150 R 50 50 1 1 P
59+
X 7 7 -300 -500 150 R 50 50 1 1 P
60+
X 8 8 -300 -700 150 R 50 50 1 1 P
61+
X P9 9 -300 600 150 R 50 50 1 1 P
62+
ENDDRAW
63+
ENDDEF
64+
#
65+
# Connector_Generic_Conn_02x10_Odd_Even
66+
#
67+
DEF Connector_Generic_Conn_02x10_Odd_Even J 0 40 Y N 1 F N
68+
F0 "J" 50 500 50 H V C CNN
69+
F1 "Connector_Generic_Conn_02x10_Odd_Even" 50 -600 50 H V C CNN
70+
F2 "" 0 0 50 H I C CNN
71+
F3 "~" 0 0 50 H I C CNN
72+
$FPLIST
73+
Connector*:*_2x??_*
74+
$ENDFPLIST
75+
DRAW
76+
S -50 -495 0 -505 1 1 6 N
77+
S -50 -395 0 -405 1 1 6 N
78+
S -50 -295 0 -305 1 1 6 N
79+
S -50 -195 0 -205 1 1 6 N
80+
S -50 -95 0 -105 1 1 6 N
81+
S -50 5 0 -5 1 1 6 N
82+
S -50 105 0 95 1 1 6 N
83+
S -50 205 0 195 1 1 6 N
84+
S -50 305 0 295 1 1 6 N
85+
S -50 405 0 395 1 1 6 N
86+
S -50 450 150 -550 1 1 10 f
87+
S 150 -495 100 -505 1 1 6 N
88+
S 150 -395 100 -405 1 1 6 N
89+
S 150 -295 100 -305 1 1 6 N
90+
S 150 -195 100 -205 1 1 6 N
91+
S 150 -95 100 -105 1 1 6 N
92+
S 150 5 100 -5 1 1 6 N
93+
S 150 105 100 95 1 1 6 N
94+
S 150 205 100 195 1 1 6 N
95+
S 150 305 100 295 1 1 6 N
96+
S 150 405 100 395 1 1 6 N
97+
X Pin_1 1 -200 400 150 R 50 50 1 1 P
98+
X Pin_10 10 300 0 150 L 50 50 1 1 P
99+
X Pin_11 11 -200 -100 150 R 50 50 1 1 P
100+
X Pin_12 12 300 -100 150 L 50 50 1 1 P
101+
X Pin_13 13 -200 -200 150 R 50 50 1 1 P
102+
X Pin_14 14 300 -200 150 L 50 50 1 1 P
103+
X Pin_15 15 -200 -300 150 R 50 50 1 1 P
104+
X Pin_16 16 300 -300 150 L 50 50 1 1 P
105+
X Pin_17 17 -200 -400 150 R 50 50 1 1 P
106+
X Pin_18 18 300 -400 150 L 50 50 1 1 P
107+
X Pin_19 19 -200 -500 150 R 50 50 1 1 P
108+
X Pin_2 2 300 400 150 L 50 50 1 1 P
109+
X Pin_20 20 300 -500 150 L 50 50 1 1 P
110+
X Pin_3 3 -200 300 150 R 50 50 1 1 P
111+
X Pin_4 4 300 300 150 L 50 50 1 1 P
112+
X Pin_5 5 -200 200 150 R 50 50 1 1 P
113+
X Pin_6 6 300 200 150 L 50 50 1 1 P
114+
X Pin_7 7 -200 100 150 R 50 50 1 1 P
115+
X Pin_8 8 300 100 150 L 50 50 1 1 P
116+
X Pin_9 9 -200 0 150 R 50 50 1 1 P
117+
ENDDRAW
118+
ENDDEF
119+
#
120+
# Connector_TestPoint
121+
#
122+
DEF Connector_TestPoint TP 0 30 N N 1 F N
123+
F0 "TP" 0 270 50 H V C CNN
124+
F1 "Connector_TestPoint" 0 200 50 H V C CNN
125+
F2 "" 200 0 50 H I C CNN
126+
F3 "~" 200 0 50 H I C CNN
127+
$FPLIST
128+
Pin*
129+
Test*
130+
$ENDFPLIST
131+
DRAW
132+
C 0 130 30 0 1 0 N
133+
X 1 1 0 0 100 U 50 50 1 1 P
134+
ENDDRAW
135+
ENDDEF
136+
#
137+
# Device_C
138+
#
139+
DEF Device_C C 0 10 N Y 1 F N
140+
F0 "C" 25 100 50 H V L CNN
141+
F1 "Device_C" 25 -100 50 H V L CNN
142+
F2 "" 38 -150 50 H I C CNN
143+
F3 "~" 0 0 50 H I C CNN
144+
$FPLIST
145+
C_*
146+
$ENDFPLIST
147+
DRAW
148+
P 2 0 1 20 -80 -30 80 -30 N
149+
P 2 0 1 20 -80 30 80 30 N
150+
X ~ 1 0 150 110 D 50 50 1 1 P
151+
X ~ 2 0 -150 110 U 50 50 1 1 P
152+
ENDDRAW
153+
ENDDEF
154+
#
155+
# Device_D
156+
#
157+
DEF Device_D D 0 40 N N 1 F N
158+
F0 "D" 0 100 50 H V C CNN
159+
F1 "Device_D" 0 -100 50 H V C CNN
160+
F2 "" 0 0 50 H I C CNN
161+
F3 "~" 0 0 50 H I C CNN
162+
$FPLIST
163+
TO-???*
164+
*_Diode_*
165+
*SingleDiode*
166+
D_*
167+
$ENDFPLIST
168+
DRAW
169+
P 2 0 1 10 -50 50 -50 -50 N
170+
P 2 0 1 0 50 0 -50 0 N
171+
P 4 0 1 10 50 50 50 -50 -50 0 50 50 N
172+
X K 1 -150 0 100 R 50 50 1 1 P
173+
X A 2 150 0 100 L 50 50 1 1 P
174+
ENDDRAW
175+
ENDDEF
176+
#
177+
# Device_L
178+
#
179+
DEF Device_L L 0 40 N N 1 F N
180+
F0 "L" -50 0 50 V V C CNN
181+
F1 "Device_L" 75 0 50 V V C CNN
182+
F2 "" 0 0 50 H I C CNN
183+
F3 "~" 0 0 50 H I C CNN
184+
$FPLIST
185+
Choke_*
186+
*Coil*
187+
Inductor_*
188+
L_*
189+
$ENDFPLIST
190+
DRAW
191+
A 0 -75 25 -899 899 0 1 0 N 0 -100 0 -50
192+
A 0 -25 25 -899 899 0 1 0 N 0 -50 0 0
193+
A 0 25 25 -899 899 0 1 0 N 0 0 0 50
194+
A 0 75 25 -899 899 0 1 0 N 0 50 0 100
195+
X 1 1 0 150 50 D 50 50 1 1 P
196+
X 2 2 0 -150 50 U 50 50 1 1 P
197+
ENDDRAW
198+
ENDDEF
199+
#
200+
# Device_R
201+
#
202+
DEF Device_R R 0 0 N Y 1 F N
203+
F0 "R" 80 0 50 V V C CNN
204+
F1 "Device_R" 0 0 50 V V C CNN
205+
F2 "" -70 0 50 V I C CNN
206+
F3 "~" 0 0 50 H I C CNN
207+
$FPLIST
208+
R_*
209+
$ENDFPLIST
210+
DRAW
211+
S -40 -100 40 100 0 1 10 N
212+
X ~ 1 0 150 50 D 50 50 1 1 P
213+
X ~ 2 0 -150 50 U 50 50 1 1 P
214+
ENDDRAW
215+
ENDDEF
216+
#
217+
# Interface_UART_ADM3490E
218+
#
219+
DEF Interface_UART_ADM3490E U 0 20 Y Y 1 F N
220+
F0 "U" -300 650 50 H V C CNN
221+
F1 "Interface_UART_ADM3490E" -450 -550 50 H V C CNN
222+
F2 "Package_SO:SOIC-8_3.9x4.9mm_P1.27mm" 0 -900 50 H I C CNN
223+
F3 "https://www.analog.com/media/en/technical-documentation/data-sheets/ADM3483E_3486E_3488E_3490E_3491E.pdf" -500 100 50 H I C CNN
224+
$FPLIST
225+
SOIC*3.9x4.9mm*P1.27mm*
226+
$ENDFPLIST
227+
DRAW
228+
C 40 -100 20 0 1 10 N
229+
C 150 100 20 1 1 10 N
230+
S -300 500 300 -500 0 1 10 f
231+
P 2 0 1 10 -70 -200 -160 -200 N
232+
P 2 0 1 10 -70 200 -160 200 N
233+
P 2 0 1 10 0 -300 210 -300 N
234+
P 2 0 1 10 60 -100 210 -100 N
235+
P 2 0 1 10 130 300 210 300 N
236+
P 2 0 1 10 170 100 210 100 N
237+
P 5 0 1 10 -70 -200 -70 -50 130 -190 -70 -350 -70 -200 N
238+
P 5 1 1 10 130 190 130 340 -70 200 130 40 130 190 N
239+
X VCC 1 0 600 100 D 50 50 1 1 W
240+
X RO 2 -400 200 100 R 50 50 1 1 O
241+
X DI 3 -400 -200 100 R 50 50 1 1 I
242+
X GND 4 0 -600 100 U 50 50 1 1 W
243+
X Y 5 400 -300 100 L 50 50 1 1 O
244+
X Z 6 400 -100 100 L 50 50 1 1 O
245+
X B 7 400 100 100 L 50 50 1 1 I
246+
X A 8 400 300 100 L 50 50 1 1 I
247+
ENDDRAW
248+
ENDDEF
249+
#
250+
# Jumper_SolderJumper_3_Open
251+
#
252+
DEF Jumper_SolderJumper_3_Open JP 0 0 Y N 1 F N
253+
F0 "JP" -100 -100 50 H V C CNN
254+
F1 "Jumper_SolderJumper_3_Open" 0 110 50 H V C CNN
255+
F2 "" 0 0 50 H I C CNN
256+
F3 "~" 0 0 50 H I C CNN
257+
$FPLIST
258+
SolderJumper*Open*
259+
$ENDFPLIST
260+
DRAW
261+
A -40 0 40 901 -901 0 1 0 N -40 40 -40 -40
262+
A -40 0 40 901 -901 0 1 0 F -40 40 -40 -40
263+
A 40 0 40 -899 899 0 1 0 N 40 -40 40 40
264+
A 40 0 40 -899 899 0 1 0 F 40 -40 40 40
265+
S -20 40 20 -40 0 1 0 F
266+
P 2 0 1 0 -100 0 -80 0 N
267+
P 2 0 1 0 -40 40 -40 -40 N
268+
P 2 0 1 0 0 -50 0 -40 N
269+
P 2 0 1 0 40 40 40 -40 N
270+
P 2 0 1 0 100 0 80 0 N
271+
X A 1 -200 0 100 R 50 50 1 1 P
272+
X C 2 0 -150 100 U 50 50 1 1 I
273+
X B 3 200 0 100 L 50 50 1 1 P
274+
ENDDRAW
275+
ENDDEF
276+
#
277+
# power_+3V3
278+
#
279+
DEF power_+3V3 #PWR 0 0 Y Y 1 F P
280+
F0 "#PWR" 0 -150 50 H I C CNN
281+
F1 "power_+3V3" 0 140 50 H V C CNN
282+
F2 "" 0 0 50 H I C CNN
283+
F3 "" 0 0 50 H I C CNN
284+
DRAW
285+
P 2 0 1 0 -30 50 0 100 N
286+
P 2 0 1 0 0 0 0 100 N
287+
P 2 0 1 0 0 100 30 50 N
288+
X +3V3 1 0 0 0 U 50 50 1 1 W N
289+
ENDDRAW
290+
ENDDEF
291+
#
292+
# power_+5V
293+
#
294+
DEF power_+5V #PWR 0 0 Y Y 1 F P
295+
F0 "#PWR" 0 -150 50 H I C CNN
296+
F1 "power_+5V" 0 140 50 H V C CNN
297+
F2 "" 0 0 50 H I C CNN
298+
F3 "" 0 0 50 H I C CNN
299+
DRAW
300+
P 2 0 1 0 -30 50 0 100 N
301+
P 2 0 1 0 0 0 0 100 N
302+
P 2 0 1 0 0 100 30 50 N
303+
X +5V 1 0 0 0 U 50 50 1 1 W N
304+
ENDDRAW
305+
ENDDEF
306+
#
307+
# power_GND
308+
#
309+
DEF power_GND #PWR 0 0 Y Y 1 F P
310+
F0 "#PWR" 0 -250 50 H I C CNN
311+
F1 "power_GND" 0 -150 50 H V C CNN
312+
F2 "" 0 0 50 H I C CNN
313+
F3 "" 0 0 50 H I C CNN
314+
DRAW
315+
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
316+
X GND 1 0 0 0 D 50 50 1 1 W N
317+
ENDDRAW
318+
ENDDEF
319+
#
320+
# power_PWR_FLAG
321+
#
322+
DEF power_PWR_FLAG #FLG 0 0 N N 1 F P
323+
F0 "#FLG" 0 75 50 H I C CNN
324+
F1 "power_PWR_FLAG" 0 150 50 H V C CNN
325+
F2 "" 0 0 50 H I C CNN
326+
F3 "~" 0 0 50 H I C CNN
327+
DRAW
328+
P 6 0 1 0 0 0 0 50 -40 75 0 100 40 75 0 50 N
329+
X pwr 1 0 0 0 U 50 50 0 0 w
330+
ENDDRAW
331+
ENDDEF
332+
#
333+
#End Library

‎hardware/boards/adapter-aui/adapter-aui.kicad_pcb

+3,388
Large diffs are not rendered by default.

‎hardware/boards/adapter-aui/adapter-aui.pro

+248
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,248 @@
1+
update=Sun 19 Jan 2020 09:30:06 AM UTC
2+
version=1
3+
last_client=kicad
4+
[general]
5+
version=1
6+
RootSch=
7+
BoardNm=
8+
[cvpcb]
9+
version=1
10+
NetIExt=net
11+
[eeschema]
12+
version=1
13+
LibDir=
14+
[eeschema/libraries]
15+
[pcbnew]
16+
version=1
17+
PageLayoutDescrFile=
18+
LastNetListRead=
19+
LastSTEPExportPath=
20+
LastIDFExportPath=
21+
LastVRMLExportPath=
22+
LastSpecctraDSNExportPath=
23+
LastGenCADExportPath=
24+
CopperLayerCount=4
25+
BoardThickness=1.6
26+
AllowMicroVias=0
27+
AllowBlindVias=0
28+
RequireCourtyardDefinitions=0
29+
ProhibitOverlappingCourtyards=1
30+
MinTrackWidth=0.2
31+
MinViaDiameter=0.4
32+
MinViaDrill=0.3
33+
MinMicroViaDiameter=0.2
34+
MinMicroViaDrill=0.09999999999999999
35+
MinHoleToHole=0.25
36+
CopperEdgeClearance=0.01
37+
TrackWidth1=0.25
38+
TrackWidth2=0.25
39+
TrackWidth3=0.5
40+
ViaDiameter1=0.8
41+
ViaDrill1=0.4
42+
dPairWidth1=0.2
43+
dPairGap1=0.25
44+
dPairViaGap1=0.25
45+
SilkLineWidth=0.12
46+
SilkTextSizeV=1
47+
SilkTextSizeH=1
48+
SilkTextSizeThickness=0.15
49+
SilkTextItalic=0
50+
SilkTextUpright=0
51+
CopperLineWidth=0.2
52+
CopperTextSizeV=1.5
53+
CopperTextSizeH=1.5
54+
CopperTextThickness=0.3
55+
CopperTextItalic=0
56+
CopperTextUpright=0
57+
EdgeCutLineWidth=0.05
58+
CourtyardLineWidth=0.05
59+
OthersLineWidth=0.09999999999999999
60+
OthersTextSizeV=1
61+
OthersTextSizeH=1
62+
OthersTextSizeThickness=0.15
63+
OthersTextItalic=0
64+
OthersTextUpright=0
65+
DimensionUnits=0
66+
DimensionPrecision=1
67+
SolderMaskClearance=0.051
68+
SolderMaskMinWidth=0.25
69+
SolderPasteClearance=0
70+
SolderPasteRatio=-0
71+
[pcbnew/Layer.F.Cu]
72+
Name=F.Cu
73+
Type=0
74+
Enabled=1
75+
[pcbnew/Layer.In1.Cu]
76+
Name=In1.Cu
77+
Type=1
78+
Enabled=1
79+
[pcbnew/Layer.In2.Cu]
80+
Name=In2.Cu
81+
Type=1
82+
Enabled=1
83+
[pcbnew/Layer.In3.Cu]
84+
Name=In3.Cu
85+
Type=0
86+
Enabled=0
87+
[pcbnew/Layer.In4.Cu]
88+
Name=In4.Cu
89+
Type=0
90+
Enabled=0
91+
[pcbnew/Layer.In5.Cu]
92+
Name=In5.Cu
93+
Type=0
94+
Enabled=0
95+
[pcbnew/Layer.In6.Cu]
96+
Name=In6.Cu
97+
Type=0
98+
Enabled=0
99+
[pcbnew/Layer.In7.Cu]
100+
Name=In7.Cu
101+
Type=0
102+
Enabled=0
103+
[pcbnew/Layer.In8.Cu]
104+
Name=In8.Cu
105+
Type=0
106+
Enabled=0
107+
[pcbnew/Layer.In9.Cu]
108+
Name=In9.Cu
109+
Type=0
110+
Enabled=0
111+
[pcbnew/Layer.In10.Cu]
112+
Name=In10.Cu
113+
Type=0
114+
Enabled=0
115+
[pcbnew/Layer.In11.Cu]
116+
Name=In11.Cu
117+
Type=0
118+
Enabled=0
119+
[pcbnew/Layer.In12.Cu]
120+
Name=In12.Cu
121+
Type=0
122+
Enabled=0
123+
[pcbnew/Layer.In13.Cu]
124+
Name=In13.Cu
125+
Type=0
126+
Enabled=0
127+
[pcbnew/Layer.In14.Cu]
128+
Name=In14.Cu
129+
Type=0
130+
Enabled=0
131+
[pcbnew/Layer.In15.Cu]
132+
Name=In15.Cu
133+
Type=0
134+
Enabled=0
135+
[pcbnew/Layer.In16.Cu]
136+
Name=In16.Cu
137+
Type=0
138+
Enabled=0
139+
[pcbnew/Layer.In17.Cu]
140+
Name=In17.Cu
141+
Type=0
142+
Enabled=0
143+
[pcbnew/Layer.In18.Cu]
144+
Name=In18.Cu
145+
Type=0
146+
Enabled=0
147+
[pcbnew/Layer.In19.Cu]
148+
Name=In19.Cu
149+
Type=0
150+
Enabled=0
151+
[pcbnew/Layer.In20.Cu]
152+
Name=In20.Cu
153+
Type=0
154+
Enabled=0
155+
[pcbnew/Layer.In21.Cu]
156+
Name=In21.Cu
157+
Type=0
158+
Enabled=0
159+
[pcbnew/Layer.In22.Cu]
160+
Name=In22.Cu
161+
Type=0
162+
Enabled=0
163+
[pcbnew/Layer.In23.Cu]
164+
Name=In23.Cu
165+
Type=0
166+
Enabled=0
167+
[pcbnew/Layer.In24.Cu]
168+
Name=In24.Cu
169+
Type=0
170+
Enabled=0
171+
[pcbnew/Layer.In25.Cu]
172+
Name=In25.Cu
173+
Type=0
174+
Enabled=0
175+
[pcbnew/Layer.In26.Cu]
176+
Name=In26.Cu
177+
Type=0
178+
Enabled=0
179+
[pcbnew/Layer.In27.Cu]
180+
Name=In27.Cu
181+
Type=0
182+
Enabled=0
183+
[pcbnew/Layer.In28.Cu]
184+
Name=In28.Cu
185+
Type=0
186+
Enabled=0
187+
[pcbnew/Layer.In29.Cu]
188+
Name=In29.Cu
189+
Type=0
190+
Enabled=0
191+
[pcbnew/Layer.In30.Cu]
192+
Name=In30.Cu
193+
Type=0
194+
Enabled=0
195+
[pcbnew/Layer.B.Cu]
196+
Name=B.Cu
197+
Type=0
198+
Enabled=1
199+
[pcbnew/Layer.B.Adhes]
200+
Enabled=1
201+
[pcbnew/Layer.F.Adhes]
202+
Enabled=1
203+
[pcbnew/Layer.B.Paste]
204+
Enabled=1
205+
[pcbnew/Layer.F.Paste]
206+
Enabled=1
207+
[pcbnew/Layer.B.SilkS]
208+
Enabled=1
209+
[pcbnew/Layer.F.SilkS]
210+
Enabled=1
211+
[pcbnew/Layer.B.Mask]
212+
Enabled=1
213+
[pcbnew/Layer.F.Mask]
214+
Enabled=1
215+
[pcbnew/Layer.Dwgs.User]
216+
Enabled=1
217+
[pcbnew/Layer.Cmts.User]
218+
Enabled=1
219+
[pcbnew/Layer.Eco1.User]
220+
Enabled=1
221+
[pcbnew/Layer.Eco2.User]
222+
Enabled=1
223+
[pcbnew/Layer.Edge.Cuts]
224+
Enabled=1
225+
[pcbnew/Layer.Margin]
226+
Enabled=1
227+
[pcbnew/Layer.B.CrtYd]
228+
Enabled=1
229+
[pcbnew/Layer.F.CrtYd]
230+
Enabled=1
231+
[pcbnew/Layer.B.Fab]
232+
Enabled=1
233+
[pcbnew/Layer.F.Fab]
234+
Enabled=1
235+
[pcbnew/Layer.Rescue]
236+
Enabled=0
237+
[pcbnew/Netclasses]
238+
[pcbnew/Netclasses/Default]
239+
Name=Default
240+
Clearance=0.2
241+
TrackWidth=0.25
242+
ViaDiameter=0.8
243+
ViaDrill=0.4
244+
uViaDiameter=0.3
245+
uViaDrill=0.1
246+
dPairWidth=0.2
247+
dPairGap=0.25
248+
dPairViaGap=0.25

‎hardware/boards/adapter-aui/adapter-aui.sch

+1,380
Large diffs are not rendered by default.

0 commit comments

Comments
 (0)
Please sign in to comment.