Skip to content
Permalink

Comparing changes

Choose two branches to see what’s changed or to start a new pull request. If you need to, you can also or learn more about diff comparisons.

Open a pull request

Create a new pull request by comparing changes across two branches. If you need to, you can also . Learn more about diff comparisons here.
base repository: whitequark/yosys
base: e95a8ba76399^
Choose a base ref
...
head repository: whitequark/yosys
compare: 39d410df3b60
Choose a head ref
  • 17 commits
  • 24 files changed
  • 4 contributors

Commits on Feb 6, 2020

  1. write_verilog: dump $mem cell attributes. 

    The Verilog backend already dumps attributes on RTLIL::Memory objects
but not on `$mem` cells.
    @whitequark
    whitequark committed Feb 6, 2020
    Copy the full SHA
    e95a8ba View commit details
    Browse the repository at this point in the history

  2. edif: more resilience to mismatched port connection sizes. 

    Fixes YosysHQ#1653.
    @mwkmwkmwk
    mwkmwkmwk committed Feb 6, 2020
    Copy the full SHA
    8f559b0 View commit details
    Browse the repository at this point in the history

  3. Fix/cleanup +/xilinx/arith_map.v

    @eddiehung
    eddiehung committed Feb 6, 2020
    Copy the full SHA
    5ecbc6c View commit details
    Browse the repository at this point in the history

  4. Fix $lcu -> MUXCY mapping, credit @mwkmwkmwk

    @eddiehung
    eddiehung committed Feb 6, 2020
    Copy the full SHA
    d625e39 View commit details
    Browse the repository at this point in the history

  5. Removing cells_sim.v from bram techmap pass

    Diego H committed Feb 6, 2020
    Copy the full SHA
    87883f6 View commit details
    Browse the repository at this point in the history

  6. Merge pull request YosysHQ#1684 from YosysHQ/eddie/xilinx_arith_map 

    Fix/cleanup +/xilinx/arith_map.v
    @eddiehung
    eddiehung committed Feb 6, 2020
    Copy the full SHA
    1784d25 View commit details
    Browse the repository at this point in the history

Commits on Feb 7, 2020

  1. xilinx: Add support for Spartan 3A DSP block RAMs. 

    Part of YosysHQ#1550
    @mwkmwkmwk
    mwkmwkmwk committed Feb 7, 2020
    Copy the full SHA
    95c46cc View commit details
    Browse the repository at this point in the history

  2. xilinx: Add block RAM mapping for Virtex 2* and Spartan 3*.

    @mwkmwkmwk
    mwkmwkmwk committed Feb 7, 2020
    Copy the full SHA
    30854b9 View commit details
    Browse the repository at this point in the history

  3. Merge pull request YosysHQ#1683 from whitequark/write_verilog-memattrs 

    write_verilog: dump $mem cell attributes
    @whitequark
    whitequark committed Feb 7, 2020
    Copy the full SHA
    6f67dd8 View commit details
    Browse the repository at this point in the history

  4. Merge pull request YosysHQ#1685 from dh73/gowin 

    Removing cells_sim from GoWin bram techmap
    @eddiehung
    eddiehung committed Feb 7, 2020
    Copy the full SHA
    1f54b00 View commit details
    Browse the repository at this point in the history

  5. xilinx: Initial support for LUT4 devices. 

    Adds support for mapping logic, including LUTs, wide LUTs, and carry
chains.

Fixes YosysHQ#1547
    @mwkmwkmwk
    mwkmwkmwk committed Feb 7, 2020
    Copy the full SHA
    d48950d View commit details
    Browse the repository at this point in the history

  6. xilinx: Add support for LUT RAM on LUT4-based devices. 

    There are multiple other kinds of RAMs supported on these devices, but
RAM16X1D is the only dual-port one.

Fixes YosysHQ#1549
    @mwkmwkmwk
    mwkmwkmwk committed Feb 7, 2020
    Copy the full SHA
    89adef3 View commit details
    Browse the repository at this point in the history

  7. Fix misc.abc9.abc9_abc9_luts

    @eddiehung
    eddiehung committed Feb 7, 2020
    Copy the full SHA
    e6bb7b0 View commit details
    Browse the repository at this point in the history

  8. techmap: fix shiftx2mux decomposition

    @eddiehung
    eddiehung committed Feb 7, 2020
    Copy the full SHA
    affae35 View commit details
    Browse the repository at this point in the history

  9. Merge pull request YosysHQ#1687 from YosysHQ/eddie/fix_ystests 

    Fix shiftx2mux, fix yosys-tests
    @eddiehung
    eddiehung committed Feb 7, 2020
    Copy the full SHA
    be8bc63 View commit details
    Browse the repository at this point in the history

  10. Remove unnecessary comma

    @eddiehung
    eddiehung committed Feb 7, 2020
    Copy the full SHA
    2e8d6ec View commit details
    Browse the repository at this point in the history

Commits on Feb 9, 2020

  1. write_verilog: dump zero width sigspecs correctly. 

    See commit 4ff44d8 for details.
    @whitequark
    whitequark committed Feb 9, 2020
    Copy the full SHA
    39d410d View commit details
    Browse the repository at this point in the history