Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Add support for loading timing information in v2x from SDF #35

Open
mithro opened this issue May 21, 2019 · 4 comments
Open

Add support for loading timing information in v2x from SDF #35

mithro opened this issue May 21, 2019 · 4 comments
Assignees
@mkurc-ant

Comments

@mithro
Copy link
Collaborator

mithro commented May 21, 2019

We currently have a Python parser for loading SDF files. v2x is written in Python.

It would be good if for v2x we could use SDF files rather than timing attributes like found in the CARRY4_VPR module, see below;

(* whitebox *)
module CARRY4_VPR(O0, O1, O2, O3, CO_CHAIN, CO_FABRIC0, CO_FABRIC1, CO_FABRIC2, CO_FABRIC3, CYINIT, CIN, DI0, DI1, DI2, DI3, S0, S1, S2, S3);
  parameter CYINIT_AX = 1'b0;
  parameter CYINIT_C0 = 1'b0;
  parameter CYINIT_C1 = 1'b0;


  (* DELAY_CONST_CYINIT="0.491e-9" *)
  (* DELAY_CONST_CIN="0.235e-9" *)
  (* DELAY_CONST_S0="0.223e-9" *)
  output wire O0;


  (* DELAY_CONST_CYINIT="0.613e-9" *)
  (* DELAY_CONST_CIN="0.348e-9" *)
  (* DELAY_CONST_S0="0.400e-9" *)
  (* DELAY_CONST_S1="0.205e-9" *)
  (* DELAY_CONST_DI0="0.337e-9" *)
  output wire O1;


  (* DELAY_CONST_CYINIT="0.600e-9" *)
  (* DELAY_CONST_CIN="0.256e-9" *)
  (* DELAY_CONST_S0="0.523e-9" *)
  (* DELAY_CONST_S1="0.558e-9" *)
  (* DELAY_CONST_S2="0.226e-9" *)
  (* DELAY_CONST_DI0="0.486e-9" *)
  (* DELAY_CONST_DI1="0.471e-9" *)
  output wire O2;
@mithro
Copy link
Collaborator Author

mithro commented May 21, 2019

This should probably be done before f4pga/f4pga-arch-defs#748

@mkurc-ant
Copy link
Contributor

There is a PR: f4pga/f4pga-arch-defs#765

@litghost litghost closed this as completed Mar 2, 2020
@litghost
Copy link
Contributor

litghost commented Mar 2, 2020

This has been resolved by patching timing after arch is complete.

@mithro mithro transferred this issue from f4pga/f4pga-arch-defs Mar 5, 2020
@mithro mithro reopened this Mar 5, 2020
@mithro
Copy link
Collaborator Author

mithro commented Mar 5, 2020

@mkurc-ant Since you have been working on v2x related stuff recently, it could be worth taking another look at this issue and your original pull request at f4pga/f4pga-arch-defs#765 -- I'm pretty sure that atleast the test is probably worth transfering over.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees

@mkurc-ant mkurc-ant

Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
3 participants
@mithro @litghost @mkurc-ant