eth: A proposal to add Ethernet interface & RGMII transceiver module #5
+301
−1
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
On this pull request, I propose a fundamental design for implementing the Ethernet interface and a working RGMII transmitter/receiver module. Here are the main features:
eth.Endpoint
: A representation of a container for the received/transmitted packet. It is based on MiSoC'sstream.Endpoint
and LiteEthMini. This Python module can be used and further extended for implementing the MAC interface, such the Preamble and CRC.eth.rgmii.EthRGMII
: A RGMII transmitter/receiver module. Separately,EthRGMIITX
andEthRGMIIRX
are the transmitter and receiver module respectively. Currently, no unit tests were made, but the modules have been tested on a Lattice ECP5, using these two SoC module designs: