Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

PR bitstream size #1490

Open
fox6666 opened this issue Nov 7, 2020 · 2 comments
Open

PR bitstream size #1490

fox6666 opened this issue Nov 7, 2020 · 2 comments

Comments

@fox6666
Copy link

fox6666 commented Nov 7, 2020

Can we estimate the bitstream size from the number of CLB, DSP, and BRAM columns required for a reconfigurable block？
@litghost
Copy link
Contributor

litghost commented Nov 9, 2020

Can we estimate the bitstream size from the number of CLB, DSP, and BRAM columns required for a reconfigurable block？

Such an estimation should be possible, but no one has created a tool. Is this something you would be interested in developing? We can provide guidance on where to start.

@kgugala
Copy link
Contributor

kgugala commented Nov 9, 2020 •
edited by unfurl-links bot

actually we have some initial support for generating partial bitstreams here https://github.com/antmicro/prjxray/tree/partial-bitstream-support. We'll open a PR to mainline soon

GitHub
Documenting the Xilinx 7-series bit-stream format. - antmicro/prjxray

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
3 participants
@litghost @kgugala @fox6666