Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Make V2X use Surelog instead of Yosys #64

Open
mkurc-ant opened this issue May 4, 2020 · 1 comment
Open

Make V2X use Surelog instead of Yosys #64

mkurc-ant opened this issue May 4, 2020 · 1 comment

Comments

@mkurc-ant
Copy link
Contributor

There is an idea to switch Verilog parsing/elaboration "backend" to Surelog. Surelog can store an elaborated design in UHDM format which would need to be parsed by V2X.
@mkurc-ant mkurc-ant mentioned this issue May 4, 2020
Open
@mkurc-ant
Copy link
Contributor Author

I think that it would require an (almost) complete re-write of V2X code since it is now heavily relied on JSON data structure delivered by Yosys.

I see the benefits of switching to Surelog:

  • Support for parsing of things that Yosys doesn't (like attributes on parameters)
  • Support for System Verilog

I'm not exactly sure what information is stored in UHDM and if it isn't missing important things that we need in V2X.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@mkurc-ant