Add verible's Verilog auto-formatter to the repository #52

Open

opened

on Apr 16, 2020

Collaborator

We should run the verilog files in this repo through the verible auto-formatter (think clang-format for verible).

Should probably be part of the make format specified in #51

to join this conversation on GitHub. Already have an account? Sign in to comment

Metadata

Assignees

No one assigned

Labels

No labels

No labels

Type

No type

Projects

No projects

Milestone

No milestone

Relationships

None yet

Development

No branches or pull requests

Participants