New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Documentation for each of the designs tested #162

Open

HackerFoo opened this issue Jun 17, 2020 · 0 comments

Labels

Contributor

HackerFoo commented Jun 17, 2020

What they are
Origin
License
If generated
- Parameters
- How to reproduce

HackerFoo added this to Test coverage in fpga-tool-perf

HackerFoo moved this from Test coverage to Flow in fpga-tool-perf

HackerFoo mentioned this issue

Add design: VexRISC-V Linux LiteX SoC with LiteDRAM and LiteEth (50T) #152

Closed

mithro added the documentation label

kgugala removed this from Not Started in fpga-tool-perf

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment