Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Quicklogic: make target related to analysis is failing #1467

Open
sharmaln opened this issue May 6, 2020 · 6 comments
Open

Quicklogic: make target related to analysis is failing #1467

sharmaln opened this issue May 6, 2020 · 6 comments
Assignees
@mkurc-ant

Comments

@sharmaln
Copy link
Contributor

sharmaln commented May 6, 2020

I am running test cases from quicklogic_testsuite using make target related to analysis like the following:
make design5-ql-chandalar_analysis

I tried running on multiple designs and in all the test cases, this is failing and the last few lines look like:

Also, please note that the below mentioned 3 files are all of 0 size.

Writing Implementation Netlist: top_post_synthesis.v
Writing Implementation Netlist: top_post_synthesis.blif
Writing Implementation SDF : top_post_synthesis.sdf
make[3]: *** [quicklogic/tests/quicklogic_testsuite/design5/design5-ql-chandalar/ql-s3-ql-eos-s3-virt-ql-eos-s3-wlcsp/analysis.log] Error 134
make[2]: *** [quicklogic/tests/quicklogic_testsuite/design5/CMakeFiles/design5-ql-chandalar_analysis.dir/all] Error 2
make[1]: *** [quicklogic/tests/quicklogic_testsuite/design5/CMakeFiles/design5-ql-chandalar_analysis.dir/rule] Error 2
make: *** [quicklogic/tests/quicklogic_testsuite/design5/CMakeFiles/design5-ql-chandalar_analysis.dir/rule] Error 2
@kgugala
Copy link
Contributor

kgugala commented May 6, 2020

@lnsharma can you attach the vpr_stdout.log from this run?

@sharmaln
Copy link
Contributor Author

sharmaln commented May 6, 2020

vpr_stdout.log
Attaching vpr_stdout.log file for test case run: symbiflow-arch-defs/build/quicklogic/tests/quicklogic_testsuite/design5

@mkurc-ant mkurc-ant mentioned this issue May 20, 2020
Merged
7 tasks
@mkurc-ant
Copy link
Collaborator

So the issue is actually caused by a bug in VPR in writing post-synthesis netlist (that is enabled when the analysis target is run).

I've issues a PR to the upstream VPR. Once the fix is there we can apply it in SymbiFlow.

@mkurc-ant mkurc-ant self-assigned this May 20, 2020
@mkurc-ant
Copy link
Collaborator

A PR with new master+wip: SymbiFlow/vtr-verilog-to-routing#495

@sharmaln
Copy link
Contributor Author

Are you planning to merge this into branch antmicro/quicklogic-upstream-rebase? I can them merge it to quicklogic-corp/quicklogic-upstream-rebase as this is the branch we are actively using.

@mkurc-ant
Copy link
Collaborator

Either that or I'll create a separate PR so you can review it.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees

@mkurc-ant mkurc-ant

Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
3 participants
@kgugala @mkurc-ant @sharmaln