Skip to content
Permalink

Comparing changes

Choose two branches to see what’s changed or to start a new pull request. If you need to, you can also or learn more about diff comparisons.

Open a pull request

Create a new pull request by comparing changes across two branches. If you need to, you can also . Learn more about diff comparisons here.
base repository: azonenberg/starshipraider
Failed to load repositories. Confirm that selected base ref is valid, then try again.
Loading
base: 45193f33d23d
Choose a base ref
...
head repository: azonenberg/starshipraider
Failed to load repositories. Confirm that selected head ref is valid, then try again.
Loading
compare: 99e403e54f33
Choose a head ref
  • 1 commit
  • 7 files changed
  • 1 contributor

Commits on May 30, 2020

  1. Updating file: la-pod.kicad_pcb with current fully routed design

    @azonenberg
    azonenberg committed May 30, 2020
    Copy the full SHA
    99e403e View commit details
Showing with 1,092 additions and 660 deletions.
  1. +1 −1 boards/MEAD/comparators.sch
  2. +9 −7 boards/MEAD/dac.sch
  3. +9 −9 boards/MEAD/inputs.sch
  4. +1,070 −627 boards/MEAD/la-pod.kicad_pcb
  5. +1 −14 boards/MEAD/la-pod.sch
  6. +1 −1 boards/MEAD/mcu.sch
  7. +1 −1 boards/MEAD/psu.sch
2 changes: 1 addition & 1 deletion boards/MEAD/comparators.sch
View file
Original file line number Diff line number Diff line change
@@ -6,7 +6,7 @@ $Descr A4 11693 8268
encoding utf-8
Sheet 6 6
Title "Logic Analyzer Pod"
Date "2020-05-29"
Date "2020-05-30"
Rev "0.1"
Comp "Antikernel Labs"
Comment1 "Andrew D. Zonenberg"
16 changes: 9 additions & 7 deletions boards/MEAD/dac.sch
View file
Original file line number Diff line number Diff line change
@@ -6,29 +6,29 @@ $Descr A4 11693 8268
encoding utf-8
Sheet 3 6
Title "Logic Analyzer Pod"
Date "2020-05-29"
Date "2020-05-30"
Rev "0.1"
Comp "Antikernel Labs"
Comment1 "Andrew D. Zonenberg"
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text HLabel 5900 2950 2 50 Output ~ 0
Text HLabel 5900 3650 2 50 Output ~ 0
VREF0
Text HLabel 5900 3050 2 50 Output ~ 0
Text HLabel 5900 3550 2 50 Output ~ 0
VREF1
Text HLabel 5900 3150 2 50 Output ~ 0
Text HLabel 5900 2950 2 50 Output ~ 0
VREF2
Text HLabel 5900 3250 2 50 Output ~ 0
Text HLabel 5900 3050 2 50 Output ~ 0
VREF3
Text HLabel 5900 3350 2 50 Output ~ 0
VREF4
Text HLabel 5900 3450 2 50 Output ~ 0
VREF5
Text HLabel 5900 3550 2 50 Output ~ 0
Text HLabel 5900 3150 2 50 Output ~ 0
VREF6
Text HLabel 5900 3650 2 50 Output ~ 0
Text HLabel 5900 3250 2 50 Output ~ 0
VREF7
$Comp
L analog-azonenberg:DACx0508_WQFN U6
@@ -166,4 +166,6 @@ Wire Wire Line
5200 4800 5100 4800
Wire Wire Line
5100 5100 5200 5100
Text Notes 5800 2850 0 50 ~ 0
DAC channels reassigned for routability
$EndSCHEMATC
18 changes: 9 additions & 9 deletions boards/MEAD/inputs.sch
View file
Original file line number Diff line number Diff line change
@@ -6,29 +6,29 @@ $Descr A4 11693 8268
encoding utf-8
Sheet 5 6
Title "Logic Analyzer Pod"
Date "2020-05-29"
Date "2020-05-30"
Rev "0.1"
Comp "Antikernel Labs"
Comment1 "Andrew D. Zonenberg"
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text HLabel 1500 1000 0 50 Output ~ 0
Text HLabel 1500 2000 0 50 Output ~ 0
CH0
Text HLabel 1500 1200 0 50 Output ~ 0
Text HLabel 1500 1800 0 50 Output ~ 0
CH1
Text HLabel 1500 1400 0 50 Output ~ 0
CH2
Text HLabel 1500 1600 0 50 Output ~ 0
CH2
Text HLabel 1500 1400 0 50 Output ~ 0
CH3
Text HLabel 1500 1800 0 50 Output ~ 0
Text HLabel 1500 2400 0 50 Output ~ 0
CH4
Text HLabel 1500 2000 0 50 Output ~ 0
CH5
Text HLabel 1500 2200 0 50 Output ~ 0
CH5
Text HLabel 1500 1200 0 50 Output ~ 0
CH6
Text HLabel 1500 2400 0 50 Output ~ 0
Text HLabel 1500 1000 0 50 Output ~ 0
CH7
Text Label 2000 900 0 50 ~ 0
GND
Loading