Skip to content

Branch : Quicklogic : Error during generation of top_bit.v file #1428

@rakeshm75

Description

@rakeshm75

I am getting the following error when running counter_32bit-ql-chandalar_bit_v command:

Generating counter_32bit-ql-chandalar/ql-s3-ql-eos-s3-virt-ql-eos-s3-wlcsp/top_bit.v
Traceback (most recent call last):
File "/home/rakeshm/symbiflow-arch-defs/quicklogic/utils/fasm2bels.py", line 554, in
verilog, pcf, qcf = f2b.convert_to_verilog(fasmlines)
File "/home/rakeshm/symbiflow-arch-defs/quicklogic/utils/fasm2bels.py", line 489, in convert_to_verilog
verilog, pcf, qcf = self.produce_verilog()
File "/home/rakeshm/symbiflow-arch-defs/quicklogic/utils/fasm2bels.py", line 469, in produce_verilog
verilog = module.generate_verilog()
File "/home/rakeshm/symbiflow-arch-defs/quicklogic/utils/verilogmodule.py", line 357, in generate_verilog
eloc, element.type, element.name, element.ios
File "/home/rakeshm/symbiflow-arch-defs/quicklogic/utils/verilogmodule.py", line 106, in form_verilog_element
moduletype = self.qlal4s3bmapping[typ]
KeyError: 'SDIOMUX'
make[3]: *** [quicklogic/tests/quicklogic_testsuite/counter_32bit/counter_32bit-ql-chandalar/ql-s3-ql-eos-s3-virt-ql-eos-s3-wlcsp/top_bit.v] Error 1
make[2]: *** [quicklogic/tests/quicklogic_testsuite/counter_32bit/CMakeFiles/file_quicklogic_tests_quicklogic_testsuite_counter_32bit_counter_32bit-ql-chandalar_ql-s3-ql-eos-s3-virt-ql-eos-s3-wlcsp_top_bit.v.dir/all] Error 2
make[1]: *** [quicklogic/tests/quicklogic_testsuite/counter_32bit/CMakeFiles/counter_32bit-ql-chandalar_bit_v.dir/rule] Error 2
make: *** [quicklogic/tests/quicklogic_testsuite/counter_32bit/CMakeFiles/counter_32bit-ql-chandalar_bit_v.dir/rule] Error 2

counter_32bit.zip

Activity

kgugala

kgugala commented on Apr 21, 2020

@kgugala
Contributor

this error does not happen anymore, but the SDIOMUXes require some more work. Right now fasm2bels connects FBIO pins to the ASSP, but not to IOs. This is because the IO connection does not emit any bits in the bitstream, and since fasm2bels operates on the bitstream it cannot guess the connection.

We'll add a special case here to force IOs generation.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

      Development

      No branches or pull requests

        Participants

        @kgugala@rakeshm75

        Issue actions

          Branch : Quicklogic : Error during generation of top_bit.v file · Issue #1428 · f4pga/f4pga-arch-defs