You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
As mentioned in a source code TODO, properly doing model equivalence checking on the AsyncFIFO requires using Yosys' multiclock formal support. Currently we check that it meets the FIFOContractSpec in the specific case that read_clk and write_clk are exactly in phase, which is useful, but not complete.
Basically just wanted this to be tracked in the issues instead of in a TODO.
The text was updated successfully, but these errors were encountered:
As mentioned in a source code TODO, properly doing model equivalence checking on the AsyncFIFO requires using Yosys' multiclock formal support. Currently we check that it meets the FIFOContractSpec in the specific case that read_clk and write_clk are exactly in phase, which is useful, but not complete.
Basically just wanted this to be tracked in the issues instead of in a TODO.
The text was updated successfully, but these errors were encountered: