Skip to content
Permalink

Comparing changes

Choose two branches to see what’s changed or to start a new pull request. If you need to, you can also or learn more about diff comparisons.

Open a pull request

Create a new pull request by comparing changes across two branches. If you need to, you can also . Learn more about diff comparisons here.
base repository: m-labs/nmigen
base: 75d0fcd639ae
Choose a base ref
...
head repository: m-labs/nmigen
compare: 4d6ad28f5966
Choose a head ref
  • 1 commit
  • 2 files changed
  • 1 contributor

Commits on Oct 28, 2019

  1. back.verilog: remove $verilog_initial_trigger after proc_prune. 

    $verilog_initial_trigger was introduced to work around Verilog
simulation semantics issues with `always @*` statements that only
have constants on RHS and in conditions. Unfortunately, it breaks
Verilator. Since the combination of proc_prune and proc_clean passes
eliminates all such statements, it can be simply removed when both
of these passes are available, currently on Yosys master. After
Yosys 0.10 is released, we can get rid of $verilog_initial_trigger
entirely.
    whitequark committed Oct 28, 2019
    Configuration menu
    Copy the full SHA
    4d6ad28 View commit details
    Browse the repository at this point in the history