We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
verilog-to-routing#1038 caused a regression in VPR that prevents PLL's to function.
It reverts clock propigation through block box
No, this should not be merged upstream. Instead the feature that it reverts, should be fixed.
Upstream issue: verilog-to-routing#1038 Upstream PR showing failure: verilog-to-routing#1041
The text was updated successfully, but these errors were encountered:
This is in conda and already integrated in archdefs. Closing
Sorry, something went wrong.
No branches or pull requests
Why did we need this? (what does this change enable us to do)
verilog-to-routing#1038 caused a regression in VPR that prevents PLL's to function.
What did it change?
It reverts clock propigation through block box
Should it be merged upstream - if not, when can we delete it?
No, this should not be merged upstream. Instead the feature that it reverts, should be fixed.
What is needed to get this merged / deleted?
Tracker / branch / PR & other useful links
Upstream issue: verilog-to-routing#1038
Upstream PR showing failure: verilog-to-routing#1041
The text was updated successfully, but these errors were encountered: