Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

COMPENSATION parameter of the PLLE2_ADV bel #1133

Closed
mkurc-ant opened this issue Nov 6, 2019 · 1 comment
Closed

COMPENSATION parameter of the PLLE2_ADV bel #1133

mkurc-ant opened this issue Nov 6, 2019 · 1 comment

Comments

@mkurc-ant
Copy link
Collaborator

For now we do not fully understand how the COMPENSATION parameter actually works. The documentation in prjxray contains various features that do not necessarily correspond to their verilog parameter counterparts.

Tests on hardware showed that the feature COMPENSATION.Z_ZHOLD_OR_CLKIN_BUF has to be set in order for the PLL to work.

Attempt to implement a design with an external PLL feedback (through IO pins) failed so far.
@litghost
Copy link
Contributor

The COMPENSTATION is now gone, so this is solved?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
2 participants
@litghost @mkurc-ant