You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
This has been fixed. At this point, all parts that share an RR graph, can share an arch, channels.db, routing graph, and lookahead and place delay files.
Currently we support single part per FPGA family
The text was updated successfully, but these errors were encountered: