Commits on Nov 28, 2019

1. back.pysim: redesign the simulator. …

   The redesign introduces no fundamental incompatibilities, but it does
   involve minor breaking changes:
     * The simulator commands were moved from hdl.ast to back.pysim
       (instead of only being reexported from back.pysim).
     * back.pysim.DeadlineError was removed.
   
   Summary of changes:
     * The new simulator compiles HDL to Python code and is >6x faster.
       (The old one compiled HDL to lots of Python lambdas.)
     * The new simulator is a straightforward, rigorous implementation
       of the Synchronous Reactive Programming paradigm, instead of
       a pile of ad-hoc code with no particular design driving it.
     * The new simulator never raises DeadlineError, and there is no
       limit on the amount of delta cycles.
     * The new simulator robustly handles multiclock designs.
     * The new simulator can be reset, such that the compiled design
       can be reused, which can save significant runtime with large
       designs.
     * Generators can no longer be added as processes, since that would
       break reset(); only generator functions may be. If necessary,
       they may be added by wrapping them into a generator function;
       a deprecated fallback does just that. This workaround will raise
       an exception if the simulator is reset and restarted.
     * The new simulator does not depend on Python extensions.
       (The old one required bitarray, which did not provide wheels.)
   
   Fixes #28.
   Fixes #34.
   Fixes #160.
   Fixes #161.
   Fixes #215.
   Fixes #242.
   Fixes #262.

   whitequark committed Nov 28, 2019
   Configuration menu

   • View commit details
   • Copy full SHA for 7df7005
   • Browse repository at this point

   Copy the full SHA

   7df7005 View commit details

   Browse the repository at this point in the history