Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

XC7 Startupe2 primitive #2210

Open
onestacked opened this issue Jul 19, 2021 · 6 comments
Open

XC7 Startupe2 primitive #2210

onestacked opened this issue Jul 19, 2021 · 6 comments

Comments

@onestacked
Copy link

onestacked commented Jul 19, 2021 •
edited

I wanted to write a controller for the qspi flash on the Nexys 4 DDR / Nexys A7.
To do that i need to instantiate a STARTUPE2 primitive to control the serial clock port that is also used for initial configuration.

I noticed that (at least parts of it) were already fuzzed by project xray (038-cfg) but it wasn't in this repo and tried adding it myself but failed.

I'd like to get some pointer to what is needed for me to be able to add it myself (or that someone else just adds it themselves)
@mithro
Copy link
Contributor

mithro commented Jul 19, 2021

FYI - @acomodi @kgugala

@tmichalak
Copy link
Contributor

@chriss0612 we are working on the documentation on how to add a primitive to arch-defs in this PR. I guess you can use it as a starting point for adding the STARTUPE2 primitive.

@onestacked
Copy link
Author

Thank you, I will take a look at it!

@onestacked
Copy link
Author

I've noticed that STARTUPUE2 already is in xc/common/libraries/cells_xtra.xml:

<module name="STARTUPE2">
    <port name="CFGCLK" type="output" width="1"/>
    <port name="CFGMCLK" type="output" width="1"/>
    <port name="CLK" type="input" width="1"/>
    <port name="EOS" type="output" width="1"/>
    <port name="GSR" type="input" width="1"/>
    <port name="GTS" type="input" width="1"/>
    <port name="KEYCLEARB" type="input" width="1"/>
    <port name="PACK" type="input" width="1"/>
    <port name="PREQ" type="output" width="1"/>
    <port name="USRCCLKO" type="input" width="1"/>
    <port name="USRCCLKTS" type="input" width="1"/>
    <port name="USRDONEO" type="input" width="1"/>
    <port name="USRDONETS" type="input" width="1"/>
    <attribute default="FALSE" name="PROG_USR" type="STRING" values="FALSE, TRUE"/>
    <attribute default="0.0" name="SIM_CCLK_FREQ" type="FLOAT (nS)" values="0.0 to 10.0"/>
  </module>

Does that save me any work?

@lgl1227
Copy link

lgl1227 commented Apr 7, 2024

@onestacked do you add STARTUPUE2 primitive sucessful?

@onestacked
Copy link
Author

onestacked commented Apr 7, 2024 •
edited

I've tried a bit but haven't really gotten far and then stopped working on it.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
4 participants
@mithro @onestacked @tmichalak @lgl1227