Skip to content
Permalink

Comparing changes

Choose two branches to see what’s changed or to start a new pull request. If you need to, you can also or learn more about diff comparisons.

Open a pull request

Create a new pull request by comparing changes across two branches. If you need to, you can also . Learn more about diff comparisons here.
base repository: azonenberg/starshipraider
Failed to load repositories. Confirm that selected base ref is valid, then try again.
Loading
base: d9d79ce3336a
Choose a base ref
...
head repository: azonenberg/starshipraider
Failed to load repositories. Confirm that selected head ref is valid, then try again.
Loading
compare: 92a5137d7eea
Choose a head ref
  • 1 commit
  • 4 files changed
  • 1 contributor

Commits on Oct 7, 2020

  1. Initial AKL-PT3 prototype

    azonenberg committed Oct 7, 2020

    Verified

    This commit was created on GitHub.com and signed with GitHub’s verified signature. The key has expired.
    Copy the full SHA
    92a5137 View commit details
Showing with 632 additions and 0 deletions.
  1. +3 −0 boards/probes/akl-pt3/.gitignore
  2. +294 −0 boards/probes/akl-pt3/akl-pt3.kicad_pcb
  3. +241 −0 boards/probes/akl-pt3/akl-pt3.pro
  4. +94 −0 boards/probes/akl-pt3/akl-pt3.sch
3 changes: 3 additions & 0 deletions boards/probes/akl-pt3/.gitignore
Original file line number Diff line number Diff line change
@@ -0,0 +1,3 @@
*cache*
*-bak
output
294 changes: 294 additions & 0 deletions boards/probes/akl-pt3/akl-pt3.kicad_pcb
Original file line number Diff line number Diff line change
@@ -0,0 +1,294 @@
(kicad_pcb (version 20171130) (host pcbnew "(5.1.4)")

(general
(thickness 0.15)
(drawings 10)
(tracks 12)
(zones 0)
(modules 6)
(nets 6)
)

(page A4)
(layers
(0 F.Cu signal)
(31 B.Cu signal)
(32 B.Adhes user)
(33 F.Adhes user)
(34 B.Paste user)
(35 F.Paste user)
(36 B.SilkS user)
(37 F.SilkS user)
(38 B.Mask user)
(39 F.Mask user)
(40 Dwgs.User user)
(41 Cmts.User user)
(42 Eco1.User user)
(43 Eco2.User user)
(44 Edge.Cuts user)
(45 Margin user)
(46 B.CrtYd user)
(47 F.CrtYd user)
(48 B.Fab user)
(49 F.Fab user)
)

(setup
(last_trace_width 0.225)
(user_trace_width 0.225)
(trace_clearance 0.125)
(zone_clearance 0.508)
(zone_45_only no)
(trace_min 0.125)
(via_size 0.5)
(via_drill 0.25)
(via_min_size 0.5)
(via_min_drill 0.25)
(user_via 0.5 0.25)
(uvia_size 0.3)
(uvia_drill 0.1)
(uvias_allowed no)
(uvia_min_size 0.2)
(uvia_min_drill 0.1)
(edge_width 0.05)
(segment_width 0.2)
(pcb_text_width 0.3)
(pcb_text_size 1.5 1.5)
(mod_edge_width 0.12)
(mod_text_size 1 1)
(mod_text_width 0.15)
(pad_size 0.25 1)
(pad_drill 0)
(pad_to_mask_clearance 0.051)
(solder_mask_min_width 0.25)
(aux_axis_origin 0 0)
(visible_elements FFFFFF7F)
(pcbplotparams
(layerselection 0x010fc_ffffffff)
(usegerberextensions false)
(usegerberattributes false)
(usegerberadvancedattributes false)
(creategerberjobfile false)
(excludeedgelayer true)
(linewidth 0.100000)
(plotframeref false)
(viasonmask false)
(mode 1)
(useauxorigin false)
(hpglpennumber 1)
(hpglpenspeed 20)
(hpglpendiameter 15.000000)
(psnegative false)
(psa4output false)
(plotreference true)
(plotvalue true)
(plotinvisibletext false)
(padsonsilk false)
(subtractmaskfromsilk false)
(outputformat 1)
(mirror false)
(drillshape 0)
(scaleselection 1)
(outputdirectory "output/"))
)

(net 0 "")
(net 1 "Net-(J1-Pad1)")
(net 2 "Net-(J2-Pad1)")
(net 3 "Net-(R1-Pad1)")
(net 4 "Net-(R2-Pad1)")
(net 5 /GND)

(net_class Default "This is the default net class."
(clearance 0.125)
(trace_width 0.125)
(via_dia 0.5)
(via_drill 0.25)
(uvia_dia 0.3)
(uvia_drill 0.1)
(add_net /GND)
(add_net "Net-(J1-Pad1)")
(add_net "Net-(J2-Pad1)")
(add_net "Net-(R1-Pad1)")
(add_net "Net-(R2-Pad1)")
)

(module azonenberg_pcb:EIA_0402_RES_NOSILK_FLIPCHIP (layer F.Cu) (tedit 5F4B5CE7) (tstamp 5F7D0E52)
(at 83.4 63.75 180)
(path /5F7D15DE)
(solder_paste_margin -0.06)
(fp_text reference R3 (at 0 1.5) (layer F.SilkS) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value 200 (at 0 3.5) (layer F.SilkS) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(pad 2 smd rect (at 0.5 0 180) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
(net 4 "Net-(R2-Pad1)"))
(pad 1 smd rect (at -0.5 0 180) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
(net 2 "Net-(J2-Pad1)"))
(model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)

(module azonenberg_pcb:EIA_0402_RES_NOSILK_FLIPCHIP (layer F.Cu) (tedit 5F4B5CE7) (tstamp 5F7D0E4C)
(at 82.3 63.75 180)
(path /5F7D0F5C)
(solder_paste_margin -0.06)
(fp_text reference R2 (at 0 1.5) (layer F.SilkS) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value 200 (at 0 3.5) (layer F.SilkS) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(pad 2 smd rect (at 0.5 0 180) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
(net 3 "Net-(R1-Pad1)"))
(pad 1 smd rect (at -0.5 0 180) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
(net 4 "Net-(R2-Pad1)"))
(model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)

(module azonenberg_pcb:EIA_0402_RES_NOSILK_FLIPCHIP (layer F.Cu) (tedit 5F4B5CE7) (tstamp 5F7D0E46)
(at 81.2 63.75 180)
(path /5F7D0AF5)
(solder_paste_margin -0.06)
(fp_text reference R1 (at 0 1.5) (layer F.SilkS) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value 50 (at 0 3.5) (layer F.SilkS) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(pad 2 smd rect (at 0.5 0 180) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
(net 1 "Net-(J1-Pad1)"))
(pad 1 smd rect (at -0.5 0 180) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
(net 3 "Net-(R1-Pad1)"))
(model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)

(module azonenberg_pcb:TESTPOINT_BARETRACE_150UM (layer F.Cu) (tedit 5F7D08B2) (tstamp 5F7D0E40)
(at 84.9 64.75 90)
(path /5F7D2257)
(solder_mask_margin 0.05)
(fp_text reference J3 (at 0 3.25 90) (layer F.SilkS) hide
(effects (font (size 1.5 1.5) (thickness 0.15)))
)
(fp_text value TIP (at 0 1.75 90) (layer F.Fab) hide
(effects (font (size 1.5 1.5) (thickness 0.15)))
)
(pad 1 smd rect (at 0 0 90) (size 0.25 1) (layers F.Cu F.Mask)
(net 5 /GND))
)

(module azonenberg_pcb:TESTPOINT_BARETRACE_150UM (layer F.Cu) (tedit 5F7D08AF) (tstamp 5F7D0E3B)
(at 84.9 63.75 90)
(path /5F7D1E3A)
(solder_mask_margin 0.05)
(fp_text reference J2 (at 0 3.25 90) (layer F.SilkS) hide
(effects (font (size 1.5 1.5) (thickness 0.15)))
)
(fp_text value TIP (at 0 1.75 90) (layer F.Fab) hide
(effects (font (size 1.5 1.5) (thickness 0.15)))
)
(pad 1 smd rect (at 0 0 90) (size 0.25 1) (layers F.Cu F.Mask)
(net 2 "Net-(J2-Pad1)"))
)

(module azonenberg_pcb:CONN_U.FL_TE_1909763-1 (layer F.Cu) (tedit 5E1D901F) (tstamp 5F7D0E36)
(at 77.75 63.75 90)
(path /5F7D0783)
(fp_text reference J1 (at 0 3.8 90) (layer F.SilkS) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value U.FL (at 0 5.6 90) (layer F.Fab) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start 2.2 -2) (end -2.2 -2) (layer F.CrtYd) (width 0.15))
(fp_line (start 2.2 2.2) (end 2.2 -2) (layer F.CrtYd) (width 0.15))
(fp_line (start -2.2 2.2) (end 2.2 2.2) (layer F.CrtYd) (width 0.15))
(fp_line (start -2.2 -2) (end -2.2 2.2) (layer F.CrtYd) (width 0.15))
(pad 1 smd rect (at 0 1.525 90) (size 1 1.05) (layers F.Cu F.Paste F.Mask)
(net 1 "Net-(J1-Pad1)"))
(pad 2 smd rect (at -1.475 -0.1 90) (size 1.05 2.2) (layers F.Cu F.Paste F.Mask)
(net 5 /GND))
(pad 2 smd rect (at 1.475 -0.1 90) (size 1.05 2.2) (layers F.Cu F.Paste F.Mask)
(net 5 /GND))
(model :datasheets:TE/U.FL/c-1909763-1-b-3d.stp
(offset (xyz 0 0 1.25))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)

(gr_line (start 82.5 65.5) (end 85.5 65.5) (layer Edge.Cuts) (width 0.05))
(gr_line (start 82.5 66.5) (end 82.5 65.5) (layer Edge.Cuts) (width 0.05))
(gr_line (start 82.5 63) (end 85.5 63) (layer Edge.Cuts) (width 0.05))
(gr_line (start 82.5 61) (end 82.5 63) (layer Edge.Cuts) (width 0.05))
(gr_text 0.1 (at 81 65.8) (layer F.SilkS) (tstamp 5F7D1009)
(effects (font (size 0.75 0.75) (thickness 0.125)))
)
(gr_text "AKL\nPT3" (at 81.25 62.25) (layer F.SilkS)
(effects (font (size 0.75 0.75) (thickness 0.125)))
)
(gr_line (start 82.5 61) (end 75.6 61) (layer Edge.Cuts) (width 0.05) (tstamp 5F7D0FFF))
(gr_line (start 85.5 65.5) (end 85.5 63) (layer Edge.Cuts) (width 0.05))
(gr_line (start 75.6 66.5) (end 82.5 66.5) (layer Edge.Cuts) (width 0.05))
(gr_line (start 75.6 61) (end 75.6 66.5) (layer Edge.Cuts) (width 0.05))

(segment (start 79.275 63.75) (end 80.7 63.75) (width 0.225) (layer F.Cu) (net 1))
(segment (start 83.9 63.75) (end 84.9 63.75) (width 0.225) (layer F.Cu) (net 2))
(segment (start 81.8 63.75) (end 81.7 63.75) (width 0.225) (layer F.Cu) (net 3))
(via (at 77.65 62.275) (size 0.5) (drill 0.25) (layers F.Cu B.Cu) (net 5))
(via (at 77.65 65.225) (size 0.5) (drill 0.25) (layers F.Cu B.Cu) (net 5))
(segment (start 77.65 64.475) (end 77.65 62.275) (width 0.225) (layer B.Cu) (net 5))
(segment (start 77.65 65.225) (end 77.65 64.475) (width 0.225) (layer B.Cu) (net 5))
(via (at 84.2 64.75) (size 0.5) (drill 0.25) (layers F.Cu B.Cu) (net 5))
(segment (start 84.9 64.75) (end 84.2 64.75) (width 0.225) (layer F.Cu) (net 5))
(segment (start 84.2 64.75) (end 82.3 64.75) (width 0.225) (layer B.Cu) (net 5))
(segment (start 81.825 65.225) (end 77.65 65.225) (width 0.225) (layer B.Cu) (net 5))
(segment (start 82.3 64.75) (end 81.825 65.225) (width 0.225) (layer B.Cu) (net 5))

(zone (net 5) (net_name /GND) (layer B.Cu) (tstamp 5F7D2438) (hatch edge 0.508)
(connect_pads yes (clearance 0.1))
(min_thickness 0.1)
(fill yes (arc_segments 32) (thermal_gap 0.1) (thermal_bridge_width 0.125))
(polygon
(pts
(xy 80.4 64.3) (xy 85.3 64.3) (xy 85.3 65.25) (xy 82.25 65.25) (xy 82.25 66.4)
(xy 75.8 66.4) (xy 75.8 61.1) (xy 80.4 61.1)
)
)
(polygon
(pts
(xy 78.75 63.25) (xy 78.75 64.25) (xy 79.8 64.25) (xy 79.8 63.25)
)
)
(filled_polygon
(pts
(xy 80.35 64.3) (xy 80.350961 64.309755) (xy 80.353806 64.319134) (xy 80.358427 64.327779) (xy 80.364645 64.335355)
(xy 80.372221 64.341573) (xy 80.380866 64.346194) (xy 80.390245 64.349039) (xy 80.4 64.35) (xy 85.25 64.35)
(xy 85.25 65.2) (xy 82.25 65.2) (xy 82.240245 65.200961) (xy 82.230866 65.203806) (xy 82.222221 65.208427)
(xy 82.214645 65.214645) (xy 82.208427 65.222221) (xy 82.203806 65.230866) (xy 82.200961 65.240245) (xy 82.2 65.25)
(xy 82.2 66.325) (xy 75.85 66.325) (xy 75.85 63.25) (xy 78.7 63.25) (xy 78.7 64.25)
(xy 78.700961 64.259755) (xy 78.703806 64.269134) (xy 78.708427 64.277779) (xy 78.714645 64.285355) (xy 78.722221 64.291573)
(xy 78.730866 64.296194) (xy 78.740245 64.299039) (xy 78.75 64.3) (xy 79.8 64.3) (xy 79.809755 64.299039)
(xy 79.819134 64.296194) (xy 79.827779 64.291573) (xy 79.835355 64.285355) (xy 79.841573 64.277779) (xy 79.846194 64.269134)
(xy 79.849039 64.259755) (xy 79.85 64.25) (xy 79.85 63.25) (xy 79.849039 63.240245) (xy 79.846194 63.230866)
(xy 79.841573 63.222221) (xy 79.835355 63.214645) (xy 79.827779 63.208427) (xy 79.819134 63.203806) (xy 79.809755 63.200961)
(xy 79.8 63.2) (xy 78.75 63.2) (xy 78.740245 63.200961) (xy 78.730866 63.203806) (xy 78.722221 63.208427)
(xy 78.714645 63.214645) (xy 78.708427 63.222221) (xy 78.703806 63.230866) (xy 78.700961 63.240245) (xy 78.7 63.25)
(xy 75.85 63.25) (xy 75.85 61.175) (xy 80.35 61.175)
)
)
)
)
Loading