New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Update the subtitle/motto of the project #59
Comments
I would suggest avoiding the word EDA if we can. I think "open source flow" or "open source toolchain" is much more understandable outside of the ASIC/FPGA community and at the same time within as both "flow" and "toolchain" are known words. In other words "toolchain" and "flow" sounds much better than "mesh of EDA tools" in my personal opinion. |
I agree that "mesh" might not be the best replacement, and I understand that you might want to avoid EDA. My second point is that SymbiFlow is not a toolchain, but multiple toolchains; an ecosystem that puts several tools together and allows users to build the workflow that better suits their needs. I believe it is important to underline the fact that Symbiflow is the integration and the glue between many independent projects. That's why I would try to avoid using "toolchain", in singular. Other than that, "flow" sounds better than "mesh", yet again it's not a single flow but many. With regard to the first point, while I agree that migen, Chisel, SpinalHDL, Clash, etc. can be considered just tools that output Verilog, I believe there is no need to constraint the scope. Some/many of them can generate VHDL and/or SystemVerilog too. Moreover, SystemVerilog is supported in Yosys through a frontend, just as VHDL is. Hence, from a technical point of view, the heart of the synthesis flows is not better suited for any of them. That's why I think it's better to talk about HDLs (in plural) in such a prominient place. Currently, none of the info in the site (https://symbiflow.github.io/) is specific about one HDL. In fact https://symbiflow.readthedocs.io/en/latest/toolchain-desc/design-flow.html# shows Verilog, SystemVerilog and VHDL, even though Verific is shown only instead of open source frontends. Overall, IMHO explaining that HDLs other than Verilog can be used, and that multple toolchains are supported, would help bring the attention of a non-negligible subset of the industry which might not find the current wording appealing. |
Maybe ecosystem or distribution is a better name than tool chain? We could also just put an s on the end of toolchain? :-P |
I like either ecosystem or toolchains. I think that distribution might be misunderstood as a Linux distro. |
@mgielda - What do you think? |
I agree no motto is ideal but what I did like about the original was simplicity. Let's try to keep that! I think we can swap "Verilog" to "HDLs". As for "ecosystems", especially in plural, rings a bit fuzzy to me. Maybe simply "toolchains"? I would also add the word "FPGA" since somehow it was not there. So in full, my proposal: Open source toolchains for generating FPGA bitstreams from HDLs. |
I like that! |
SGTM! |
+1 |
The subtitle of https://github.com/SymbiFlow, and maybe other places in the docs, state:
However, that might be misleading. On the one hand, litex/migen are used too. On the other hand, VHDL (GHDL) and System Verilog (Surelog, Verible) are within the scope of SymbiFlow. Therefore, I would propose changing it to:
By the same token, I'd propose rewording the first sentence in https://symbiflow.github.io from:
to
The text was updated successfully, but these errors were encountered: