Skip to content
Permalink

Comparing changes

Choose two branches to see what’s changed or to start a new pull request. If you need to, you can also or learn more about diff comparisons.

Open a pull request

Create a new pull request by comparing changes across two branches. If you need to, you can also . Learn more about diff comparisons here.
base repository: GlasgowEmbedded/glasgow
Failed to load repositories. Confirm that selected base ref is valid, then try again.
Loading
base: 9789446e8145
Choose a base ref
...
head repository: GlasgowEmbedded/glasgow
Failed to load repositories. Confirm that selected head ref is valid, then try again.
Loading
compare: 76ce8c83b02b
Choose a head ref
  • 1 commit
  • 5 files changed
  • 1 contributor

Commits on Jan 10, 2021

  1. revC3: change the I2C address of DAC A to remove the address clash wi… 

    …th the SMBus Alert Response Request (ARA)

- The SMBus Alert Response Request (ARA) is used by the INA233
- Add notes about this to the schematics
- Also store the correct footprint of the reset IC U7 in the schematics
  (was previously just in the layout and the assignment in the schematics wrong)
    @electroniceel
    electroniceel committed Jan 10, 2021
    Copy the full SHA
    76ce8c8 View commit details
Showing with 6,286 additions and 6,191 deletions.
  1. +5 −5 hardware/boards/glasgow/glasgow-cache.lib
  2. +6,261 −6,176 hardware/boards/glasgow/glasgow.kicad_pcb
  3. +2 −2 hardware/boards/glasgow/glasgow.sch
  4. +15 −5 hardware/boards/glasgow/io_banks.sch
  5. +3 −3 hardware/boards/glasgow/io_buffer.sch
10 changes: 5 additions & 5 deletions hardware/boards/glasgow/glasgow-cache.lib
View file
Original file line number Diff line number Diff line change
@@ -1007,15 +1007,15 @@ P 4 0 1 20 -210 -200 210 -200 0 150 -210 -200 N
ENDDRAW
ENDDEF
#
# Logic_LevelTranslator_SN74LVC1T45DRL
# Logic_LevelTranslator_SN74LVC1T45DCK
#
DEF Logic_LevelTranslator_SN74LVC1T45DRL U 0 20 Y Y 1 F N
DEF Logic_LevelTranslator_SN74LVC1T45DCK U 0 20 Y Y 1 F N
F0 "U" -250 350 50 H V C CNN
F1 "Logic_LevelTranslator_SN74LVC1T45DRL" 150 350 50 H V L CNN
F2 "Package_TO_SOT_SMD:SOT-563" 0 -450 50 H I C CNN
F1 "Logic_LevelTranslator_SN74LVC1T45DCK" 150 350 50 H V L CNN
F2 "Package_TO_SOT_SMD:SOT-363_SC-70-6" 0 -450 50 H I C CNN
F3 "" -900 -650 50 H I C CNN
$FPLIST
*SOT?563*
*SC?70*
$ENDFPLIST
DRAW
S -300 300 300 -300 0 1 10 f
Loading