You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
@acomodi Has anyone started looking at this issue yet? On some of my large designs I am seeing the clean circuit step taking 100+ seconds, which severely cuts into the overall p&r speedup I am trying to achieve.
We still need to integrate the upstream VTR with the downstream master+wip, so you may want to temporarily cherry-pick those changes until the new master+wip gets in place
There probably has been a regression in the cleaning circuit step (unsure at the moment which changes caused the regression, if it was VPR or Yosys).
We need to identify what causes this increased time in cleaning the circuit and solve that.
This is crucial for big designs as it impacts every step of the P&R flow (e.g. baselitex P&R takes ~40 seconds at each pack, place and route step).
The text was updated successfully, but these errors were encountered: