Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

The clean circuit step in VPR takes too much time #1622

Open
acomodi opened this issue Jul 28, 2020 · 3 comments
Open

The clean circuit step in VPR takes too much time #1622

acomodi opened this issue Jul 28, 2020 · 3 comments

Comments

@acomodi
Copy link
Contributor

acomodi commented Jul 28, 2020

There probably has been a regression in the cleaning circuit step (unsure at the moment which changes caused the regression, if it was VPR or Yosys).

We need to identify what causes this increased time in cleaning the circuit and solve that.

This is crucial for big designs as it impacts every step of the P&R flow (e.g. baselitex P&R takes ~40 seconds at each pack, place and route step).

@acomodi acomodi changed the title The Clean Circuit step in VPR takes too much time The clean circuit step in VPR takes too much time Jul 28, 2020
@andrewb1999
Copy link
Collaborator

@acomodi Has anyone started looking at this issue yet? On some of my large designs I am seeing the clean circuit step taking 100+ seconds, which severely cuts into the overall p&r speedup I am trying to achieve.

@acomodi
Copy link
Contributor Author

acomodi commented Sep 4, 2020

@andrewb1999 There was a PR by @litghost that resulted in a great speed-up of the cleaning step in VTR upstream: verilog-to-routing/vtr-verilog-to-routing#1477.

We still need to integrate the upstream VTR with the downstream master+wip, so you may want to temporarily cherry-pick those changes until the new master+wip gets in place

@litghost
Copy link
Contributor

@andrewb1999 The clean circuit step improvement is in. Has the fix been good enough?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

3 participants