Skip to content
Permalink

Comparing changes

Choose two branches to see what’s changed or to start a new pull request. If you need to, you can also or learn more about diff comparisons.

Open a pull request

Create a new pull request by comparing changes across two branches. If you need to, you can also . Learn more about diff comparisons here.
base repository: azonenberg/starshipraider
Failed to load repositories. Confirm that selected base ref is valid, then try again.
Loading
base: 0693601417aa
Choose a base ref
...
head repository: azonenberg/starshipraider
Failed to load repositories. Confirm that selected head ref is valid, then try again.
Loading
compare: dd038d242670
Choose a head ref
  • 2 commits
  • 8 files changed
  • 1 contributor

Commits on Jul 8, 2020

  1. Copy the full SHA
    ba1fab8 View commit details
  2. Verified

    This commit was signed with the committer’s verified signature. The key has expired.
    chris-huxtable Chris Huxtable
    Copy the full SHA
    dd038d2 View commit details
15 changes: 15 additions & 0 deletions boards/MAXWELL/maxwell-main/inputs.sch
Original file line number Diff line number Diff line change
@@ -585,4 +585,19 @@ Wire Wire Line
8500 1350 9100 1350
Text Label 8200 1350 2 50 ~ 0
3V3
$Comp
L device:R R234
U 1 1 6565B132
P 7700 5900
F 0 "R234" V 7600 5900 50 0000 C CNN
F 1 "100" V 7700 5900 50 0000 C CNN
F 2 "azonenberg_pcb:EIA_0402_RES_NOSILK" V 7630 5900 50 0001 C CNN
F 3 "" H 7700 5900 50 0001 C CNN
1 7700 5900
0 1 1 0
$EndComp
Text Label 7550 5900 2 50 ~ 0
S7_CLK_P
Text Label 7850 5900 0 50 ~ 0
S7_CLK_N
$EndSCHEMATC
22 changes: 21 additions & 1 deletion boards/MAXWELL/maxwell-main/maxwell-main.kicad_pcb
Original file line number Diff line number Diff line change
@@ -5,7 +5,7 @@
(drawings 87)
(tracks 13034)
(zones 0)
(modules 995)
(modules 996)
(nets 922)
)

@@ -2152,6 +2152,26 @@
(add_net "Net-(U85-Pad5)")
)

(module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5F794AC5)
(at 168.9 162.5)
(path /5EDD723A/6565B132)
(fp_text reference R234 (at 0 1.5) (layer F.SilkS)
(effects (font (size 0.75 0.75) (thickness 0.1)))
)
(fp_text value 100 (at 0 3.5) (layer F.SilkS) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
(net 858 /Clocking/S7_CLK_P))
(pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
(net 859 /Clocking/S7_CLK_N))
(model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)

(module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer B.Cu) (tedit 53C52A1B) (tstamp 5F69E8AA)
(at 23.5 186 270)
(path /5EDD71A3/651B7B86)
4 changes: 4 additions & 0 deletions rtl/MEAD/.gitignore
Original file line number Diff line number Diff line change
@@ -0,0 +1,4 @@
*.cache
*.hw
*.ip_user_files
*.runs
13 changes: 13 additions & 0 deletions rtl/MEAD/mead-bringup/mead-bringup.srcs/sources_1/ip/.gitignore
Original file line number Diff line number Diff line change
@@ -0,0 +1,13 @@
*/*.dcp
*/*.xdc
*/*.xml
*/*.veo
*/*.vho
*/*.v
*/*.vhdl
*/doc
*/*.vh
*/hdl
*/synth
*/sim
*/ila_v*
Loading