Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Add PIP inversion property to tile type JSON #11

Closed
daveshah1 opened this issue Jul 19, 2020 · 3 comments · Fixed by #21
Closed

Add PIP inversion property to tile type JSON #11

daveshah1 opened this issue Jul 19, 2020 · 3 comments · Fixed by #21

Comments

@daveshah1
Copy link

This is the IS_INVERTED property in Vivado and is essential for correct clocking configuration, as some PIPs are inverted and this must be compensated for using the leaf clock buffer programmable inversion.

Example PIPs that are inverted (a small subset of get_pips -filter { IS_INVERTED == TRUE }):

RCLK_CLEM_L_X4Y149/RCLK_CLEM_L.CLK_CMT_MUX_2TO1_1_CLK_OUT->>CLK_HROUTE_CORE_OPT 
RCLK_CLEL_L_L_X5Y149/RCLK_CLEL_L_L.CLK_BUFCE_ROW_FSR_0_CLK_OUT->>CLK_TEST_BUF_SITE_1_CLK_IN 
RCLK_CLEL_L_L_X5Y149/RCLK_CLEL_L_L.CLK_CMT_MUX_3TO1_0_CLK_OUT->>CLK_VDISTR_BOT 
RCLK_CLEL_L_L_X5Y149/RCLK_CLEL_L_L.CLK_CMT_MUX_3TO1_1_CLK_OUT->>CLK_VDISTR_TOP 
RCLK_CLEL_L_L_X5Y149/RCLK_CLEL_L_L.CLK_CMT_MUX_3TO1_2_CLK_OUT->>CLK_VROUTE_BOT 
RCLK_CLEL_L_L_X5Y149/RCLK_CLEL_L_L.CLK_CMT_MUX_3TO1_3_CLK_OUT->>CLK_VROUTE_TOP 
RCLK_CLEL_L_L_X5Y149/RCLK_CLEL_L_L.CLK_CMT_MUX_2TO1_1_CLK_OUT->>CLK_HROUTE_CORE_OPT 
RCLK_CLEM_L_X6Y149/RCLK_CLEM_L.CLK_BUFCE_ROW_FSR_0_CLK_OUT->>CLK_TEST_BUF_SITE_1_CLK_IN 
RCLK_CLEM_L_X6Y149/RCLK_CLEM_L.CLK_CMT_MUX_3TO1_0_CLK_OUT->>CLK_VDISTR_BOT 
RCLK_CLEM_L_X6Y149/RCLK_CLEM_L.CLK_CMT_MUX_3TO1_1_CLK_OUT->>CLK_VDISTR_TOP 
RCLK_CLEM_L_X6Y149/RCLK_CLEM_L.CLK_CMT_MUX_3TO1_2_CLK_OUT->>CLK_VROUTE_BOT 
RCLK_CLEM_L_X6Y149/RCLK_CLEM_L.CLK_CMT_MUX_3TO1_3_CLK_OUT->>CLK_VROUTE_TOP 
RCLK_CLEM_L_X6Y149/RCLK_CLEM_L.CLK_CMT_MUX_2TO1_1_CLK_OUT->>CLK_HROUTE_CORE_OPT 
RCLK_CLEL_L_L_X7Y149/RCLK_CLEL_L_L.CLK_BUFCE_ROW_FSR_0_CLK_OUT->>CLK_TEST_BUF_SITE_1_CLK_IN 
RCLK_CLEL_L_L_X7Y149/RCLK_CLEL_L_L.CLK_CMT_MUX_3TO1_0_CLK_OUT->>CLK_VDISTR_BOT
@litghost
Copy link
Contributor

Do you mean "IS_FIXED_INVERSION"?

@litghost litghost mentioned this issue Jul 20, 2020
Merged
@litghost
Copy link
Contributor

I went ahead and added both.

@daveshah1
Copy link
Author

IS_FIXED_INVERSION is probably the correct property actually, good spot. Looking into it a bit further, in an empty design they are the same, but IS_INVERTED is additionally set on configurable-inversion pips like the leaf route-throughs in their inverted mode.

tmichalak pushed a commit to tmichalak/prjuray that referenced this issue Aug 25, 2020
@litghost
Merge pull request f4pga#11 from litghost/add_tileinfo
11db1a8 
Add tileinfo
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging a pull request may close this issue.

Add inversion properties to pip data. f4pga/prjuray
2 participants
@litghost @daveshah1