You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
YosysHQ/yosys#2272 adds a SystemVerilog output option. It would be nice to use it on vendor targets that support SV, but would require a Yosys version check. It might be best to delay this until the next release of Yosys.
The text was updated successfully, but these errors were encountered:
Broadly speaking this is still desirable, but not a high priority; anyone who is willing to do the work of finding out which of the vendor toolchains accept the Yosys SystemVerilog output and who feels strongly that SV should be used instead of the current Verilog output is welcome to send a PR.
YosysHQ/yosys#2272 adds a SystemVerilog output option. It would be nice to use it on vendor targets that support SV, but would require a Yosys version check. It might be best to delay this until the next release of Yosys.
The text was updated successfully, but these errors were encountered: