Skip to content

Utilise write_verilog -sv for targets that support it #437

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Closed
Ravenslofty opened this issue Jul 16, 2020 · 2 comments
Closed

Utilise write_verilog -sv for targets that support it #437

Ravenslofty opened this issue Jul 16, 2020 · 2 comments
Labels
improvement

Comments

@Ravenslofty
Copy link
Contributor

YosysHQ/yosys#2272 adds a SystemVerilog output option. It would be nice to use it on vendor targets that support SV, but would require a Yosys version check. It might be best to delay this until the next release of Yosys.
@whitequark
Copy link
Member

write_verilog -sv is included in the 0.10 release, required as of today, so this can be implemented now.

Sorry, something went wrong.

@whitequark
Copy link
Member

Broadly speaking this is still desirable, but not a high priority; anyone who is willing to do the work of finding out which of the vendor toolchains accept the Yosys SystemVerilog output and who feels strongly that SV should be used instead of the current Verilog output is welcome to send a PR.

Sorry, something went wrong.

@whitequark whitequark closed this as not planned Won't fix, can't repro, duplicate, stale Feb 9, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
improvement
Milestone
No milestone
Development

No branches or pull requests
2 participants
@whitequark @Ravenslofty